[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/journals/tvlsi/AgarwalPMDR05>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Amit_Agarwal_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Animesh_Datta>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Bipul_Chandra_Paul>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Hamid_Mahmoodi-Meimand>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Kaushik_Roy_0001>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FTVLSI.2004.840407>
foaf:homepage <https://doi.org/10.1109/TVLSI.2004.840407>
dc:identifier DBLP journals/tvlsi/AgarwalPMDR05 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FTVLSI.2004.840407 (xsd:string)
dcterms:issued 2005 (xsd:gYear)
swrc:journal <https://dblp.l3s.de/d2r/resource/journals/tvlsi>
rdfs:label A process-tolerant cache architecture for improved yield in nanoscale technologies. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Amit_Agarwal_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Animesh_Datta>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Bipul_Chandra_Paul>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Hamid_Mahmoodi-Meimand>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Kaushik_Roy_0001>
swrc:number 1 (xsd:string)
swrc:pages 27-38 (xsd:string)
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/journals/tvlsi/AgarwalPMDR05/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/journals/tvlsi/AgarwalPMDR05>
rdfs:seeAlso <http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi13.html#AgarwalPMDR05>
rdfs:seeAlso <https://doi.org/10.1109/TVLSI.2004.840407>
dc:title A process-tolerant cache architecture for improved yield in nanoscale technologies. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:Article
rdf:type foaf:Document
swrc:volume 13 (xsd:string)