[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/journals/tvlsi/DobkinPG05>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Michael_Peleg>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Ran_Ginosar>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Rostislav_%28Reuven%29_Dobkin>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FTVLSI.2004.842916>
foaf:homepage <https://doi.org/10.1109/TVLSI.2004.842916>
dc:identifier DBLP journals/tvlsi/DobkinPG05 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FTVLSI.2004.842916 (xsd:string)
dcterms:issued 2005 (xsd:gYear)
swrc:journal <https://dblp.l3s.de/d2r/resource/journals/tvlsi>
rdfs:label Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Michael_Peleg>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Ran_Ginosar>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Rostislav_%28Reuven%29_Dobkin>
swrc:number 4 (xsd:string)
swrc:pages 427-438 (xsd:string)
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/journals/tvlsi/DobkinPG05/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/journals/tvlsi/DobkinPG05>
rdfs:seeAlso <http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi13.html#DobkinPG05>
rdfs:seeAlso <https://doi.org/10.1109/TVLSI.2004.842916>
dc:title Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:Article
rdf:type foaf:Document
swrc:volume 13 (xsd:string)