Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tvlsi/RanasingheG20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tvlsi/RanasingheG20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anuradha_Chathuranga_Ranasinghe
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sabih_H._Gerez
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTVLSI.2020.3009239
>
foaf:
homepage
<
https://doi.org/10.1109/TVLSI.2020.3009239
>
dc:
identifier
DBLP journals/tvlsi/RanasingheG20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTVLSI.2020.3009239
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tvlsi
>
rdfs:
label
Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anuradha_Chathuranga_Ranasinghe
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sabih_H._Gerez
>
swrc:
number
9
(xsd:string)
swrc:
pages
2028-2041
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tvlsi/RanasingheG20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tvlsi/RanasingheG20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi28.html#RanasingheG20
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TVLSI.2020.3009239
>
dc:
title
Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
28
(xsd:string)