Fast Passivity Verification and Enforcement via Reciprocal Systems for Interconnects With Large Order Macromodels.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tvlsi/SaraswatAN07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tvlsi/SaraswatAN07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dharmendra_Saraswat
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Michel_S._Nakhla
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ramachandra_Achar
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTVLSI.2007.891085
>
foaf:
homepage
<
https://doi.org/10.1109/TVLSI.2007.891085
>
dc:
identifier
DBLP journals/tvlsi/SaraswatAN07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTVLSI.2007.891085
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tvlsi
>
rdfs:
label
Fast Passivity Verification and Enforcement via Reciprocal Systems for Interconnects With Large Order Macromodels.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dharmendra_Saraswat
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Michel_S._Nakhla
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ramachandra_Achar
>
swrc:
number
1
(xsd:string)
swrc:
pages
48-59
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tvlsi/SaraswatAN07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tvlsi/SaraswatAN07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi15.html#SaraswatAN07
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TVLSI.2007.891085
>
dc:
title
Fast Passivity Verification and Enforcement via Reciprocal Systems for Interconnects With Large Order Macromodels.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
15
(xsd:string)