[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/journals/tvlsi/ThepayasuwanD05>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Alex_Doboli>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Nattawut_Thepayasuwan>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FTVLSI.2004.842910>
foaf:homepage <https://doi.org/10.1109/TVLSI.2004.842910>
dc:identifier DBLP journals/tvlsi/ThepayasuwanD05 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FTVLSI.2004.842910 (xsd:string)
dcterms:issued 2005 (xsd:gYear)
swrc:journal <https://dblp.l3s.de/d2r/resource/journals/tvlsi>
rdfs:label Layout conscious approach and bus architecture synthesis for hardware/software codesign of systems on chip optimized for speed. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Alex_Doboli>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Nattawut_Thepayasuwan>
swrc:number 5 (xsd:string)
swrc:pages 525-538 (xsd:string)
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/journals/tvlsi/ThepayasuwanD05/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/journals/tvlsi/ThepayasuwanD05>
rdfs:seeAlso <http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi13.html#ThepayasuwanD05>
rdfs:seeAlso <https://doi.org/10.1109/TVLSI.2004.842910>
dc:title Layout conscious approach and bus architecture synthesis for hardware/software codesign of systems on chip optimized for speed. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:Article
rdf:type foaf:Document
swrc:volume 13 (xsd:string)