A Holistic Modeling and Analysis of Optical-Electrical Interfaces for Inter/Intra-chip Interconnects.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tvlsi/WangXYDWWWLM16
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tvlsi/WangXYDWWWLM16
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Haoran_Li_0002
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jiang_Xu_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Luan_Huu_Kinh_Duong
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Peng_Yang_0003
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rafael_Kioji_Vivas_Maeda
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xuan_Wang_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhe_Wang_0003
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhehui_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhifei_Wang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTVLSI.2015.2511065
>
foaf:
homepage
<
https://doi.org/10.1109/TVLSI.2015.2511065
>
dc:
identifier
DBLP journals/tvlsi/WangXYDWWWLM16
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTVLSI.2015.2511065
(xsd:string)
dcterms:
issued
2016
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tvlsi
>
rdfs:
label
A Holistic Modeling and Analysis of Optical-Electrical Interfaces for Inter/Intra-chip Interconnects.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Haoran_Li_0002
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jiang_Xu_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Luan_Huu_Kinh_Duong
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Peng_Yang_0003
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rafael_Kioji_Vivas_Maeda
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xuan_Wang_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhe_Wang_0003
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhehui_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhifei_Wang
>
swrc:
number
7
(xsd:string)
swrc:
pages
2462-2474
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tvlsi/WangXYDWWWLM16/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tvlsi/WangXYDWWWLM16
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi24.html#WangXYDWWWLM16
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TVLSI.2015.2511065
>
dc:
title
A Holistic Modeling and Analysis of Optical-Electrical Interfaces for Inter/Intra-chip Interconnects.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
24
(xsd:string)