[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/journals/tvlsi/XiuY05>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Liming_Xiu>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Zhihong_You>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FTVLSI.2004.840776>
foaf:homepage <https://doi.org/10.1109/TVLSI.2004.840776>
dc:identifier DBLP journals/tvlsi/XiuY05 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FTVLSI.2004.840776 (xsd:string)
dcterms:issued 2005 (xsd:gYear)
swrc:journal <https://dblp.l3s.de/d2r/resource/journals/tvlsi>
rdfs:label A "Flying-Adder" frequency synthesis architecture of reducing VCO stages. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Liming_Xiu>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Zhihong_You>
swrc:number 2 (xsd:string)
swrc:pages 201-210 (xsd:string)
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/journals/tvlsi/XiuY05/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/journals/tvlsi/XiuY05>
rdfs:seeAlso <http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi13.html#XiuY05>
rdfs:seeAlso <https://doi.org/10.1109/TVLSI.2004.840776>
dc:title A "Flying-Adder" frequency synthesis architecture of reducing VCO stages. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:Article
rdf:type foaf:Document
swrc:volume 13 (xsd:string)