Taming Process Variations in CNFET for Efficient Last-Level Cache Design.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tvlsi/XuFLLWLL22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tvlsi/XuFLLWLL22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cheng_Liu_0008
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dawen_Xu_0002
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Huawei_Li_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Li_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xiaowei_Li_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ying_Wang_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhuangyu_Feng
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTVLSI.2021.3135502
>
foaf:
homepage
<
https://doi.org/10.1109/TVLSI.2021.3135502
>
dc:
identifier
DBLP journals/tvlsi/XuFLLWLL22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTVLSI.2021.3135502
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tvlsi
>
rdfs:
label
Taming Process Variations in CNFET for Efficient Last-Level Cache Design.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cheng_Liu_0008
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dawen_Xu_0002
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Huawei_Li_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Li_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xiaowei_Li_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ying_Wang_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhuangyu_Feng
>
swrc:
number
4
(xsd:string)
swrc:
pages
418-431
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tvlsi/XuFLLWLL22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tvlsi/XuFLLWLL22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi30.html#XuFLLWLL22
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TVLSI.2021.3135502
>
dc:
title
Taming Process Variations in CNFET for Efficient Last-Level Cache Design.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
30
(xsd:string)