[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/journals/vlsisp/LiL08>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Brian_M._H._Li>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Philip_Heng_Wai_Leong>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1007%2Fs11265-007-0143-9>
foaf:homepage <https://doi.org/10.1007/s11265-007-0143-9>
dc:identifier DBLP journals/vlsisp/LiL08 (xsd:string)
dc:identifier DOI doi.org%2F10.1007%2Fs11265-007-0143-9 (xsd:string)
dcterms:issued 2008 (xsd:gYear)
swrc:journal <https://dblp.l3s.de/d2r/resource/journals/vlsisp>
rdfs:label Serial and Parallel FPGA-based Variable Block Size Motion Estimation Processors. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Brian_M._H._Li>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Philip_Heng_Wai_Leong>
swrc:number 1 (xsd:string)
swrc:pages 77-98 (xsd:string)
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/journals/vlsisp/LiL08/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/journals/vlsisp/LiL08>
rdfs:seeAlso <http://dblp.uni-trier.de/db/journals/vlsisp/vlsisp51.html#LiL08>
rdfs:seeAlso <https://doi.org/10.1007/s11265-007-0143-9>
dc:subject motion estimation; FPGA; systolic; bit serial; video compression (xsd:string)
dc:title Serial and Parallel FPGA-based Variable Block Size Motion Estimation Processors. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:Article
rdf:type foaf:Document
swrc:volume 51 (xsd:string)