An Automated Design Flow for Adaptive Neural Network Hardware Accelerators.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/vlsisp/RattoMSMDDMRP23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/vlsisp/RattoMSMDDMRP23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/%E2%88%9A%C4%80ngela_Porras_M%E2%88%9A%C2%B0inez
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Carlo_Sau
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Francesca_Palumbo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Francesco_Ratto
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gianfranco_Deriu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Luigi_Raffo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Massimo_Massa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Paolo_Meloni
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stefano_Delucchi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2Fs11265-023-01855-x
>
foaf:
homepage
<
https://doi.org/10.1007/s11265-023-01855-x
>
dc:
identifier
DBLP journals/vlsisp/RattoMSMDDMRP23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2Fs11265-023-01855-x
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/vlsisp
>
rdfs:
label
An Automated Design Flow for Adaptive Neural Network Hardware Accelerators.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/%E2%88%9A%C4%80ngela_Porras_M%E2%88%9A%C2%B0inez
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Carlo_Sau
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Francesca_Palumbo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Francesco_Ratto
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gianfranco_Deriu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Luigi_Raffo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Massimo_Massa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Paolo_Meloni
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stefano_Delucchi
>
swrc:
month
September
(xsd:string)
swrc:
number
9
(xsd:string)
swrc:
pages
1091-1113
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/vlsisp/RattoMSMDDMRP23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/vlsisp/RattoMSMDDMRP23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/vlsisp/vlsisp95.html#RattoMSMDDMRP23
>
rdfs:
seeAlso
<
https://doi.org/10.1007/s11265-023-01855-x
>
dc:
title
An Automated Design Flow for Adaptive Neural Network Hardware Accelerators.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
95
(xsd:string)