PGRDP: Reliability, Delay, and Power-Aware Area Minimization of Large-Scale VLSI Power Grid Network Using Cooperative Coevolution.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/series/sci/DeyNT20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/series/sci/DeyNT20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gaurav_Trivedi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sukanta_Dey
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sukumar_Nandi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F978-981-13-7334-3%5F6
>
foaf:
homepage
<
https://doi.org/10.1007/978-981-13-7334-3_6
>
dc:
identifier
DBLP series/sci/DeyNT20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F978-981-13-7334-3%5F6
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
rdfs:
label
PGRDP: Reliability, Delay, and Power-Aware Area Minimization of Large-Scale VLSI Power Grid Network Using Cooperative Coevolution.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gaurav_Trivedi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sukanta_Dey
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sukumar_Nandi
>
swrc:
pages
69-84
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/series/sci/784
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/series/sci/DeyNT20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/series/sci/DeyNT20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/series/sci/sci784.html#DeyNT20
>
rdfs:
seeAlso
<
https://doi.org/10.1007/978-981-13-7334-3_6
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/collections/sci
>
dc:
title
PGRDP: Reliability, Delay, and Power-Aware Area Minimization of Large-Scale VLSI Power Grid Network Using Cooperative Coevolution.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InCollection
rdf:
type
foaf:Document