The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Aline Mello" ( http://dblp.L3S.de/Authors/Aline_Mello )

  Author page on DBLP  Author page in RDF  Community of Aline Mello in ASPL-2

Publication years (Num. hits)
2003-2010 (12)
Publication types (Num. hits)
article(2) inproceedings(10)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 10 occurrences of 7 keywords

Results
Found 13 publication records. Showing 12 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Aline Mello, Isaac Maia, Alain Greiner, François Pêcheux Parallel simulation of systemC TLM 2.0 compliant MPSoC on SMP workstations. Search on Bibsonomy DATE The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Aline Mello, Leandro Möller, Ney Calazans, Fernando Moraes MultiNoC: A Multiprocessing System Enabled by a Network on Chip Search on Bibsonomy CoRR The full citation details ... 2007 DBLP  BibTeX  RDF
1Aline Mello, Ney Laert Vilar Calazans Rate-based scheduling policy for QoS flows in networks on chip. Search on Bibsonomy VLSI-SoC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Aline Mello, Ney Calazans, Fernando Moraes QoS in Networks-on-Chip - Beyond Priority and Circuit Switching Techniques. Search on Bibsonomy VLSI-SoC (Selected Papers) The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Everton Carara, Aline Mello, Fernando Moraes Communication Models in Networks-on-Chip. Search on Bibsonomy IEEE International Workshop on Rapid System Prototyping The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Leonel Tedesco, Aline Mello, Leonardo Giacomet, Ney Calazans, Fernando Gehm Moraes Application driven traffic modeling for NoCs. Search on Bibsonomy SBCCI The full citation details ... 2006 DBLP  DOI  BibTeX  RDF QoS, applications, networks on chip, traffic modeling
1Luciano Ost, Aline Mello, José Palma, Fernando Gehm Moraes, Ney Calazans MAIA: a framework for networks on chip generation and verification. Search on Bibsonomy ASP-DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
1Aline Mello, Leonel Tedesco, Ney Calazans, Fernando Moraes Virtual channels in networks on chip: implementation and evaluation on hermes NoC. Search on Bibsonomy SBCCI The full citation details ... 2005 DBLP  DOI  BibTeX  RDF performance, network-on-chip, virtual channel
1Leonel Tedesco, Aline Mello, Diego Garibotti, Ney Calazans, Fernando Moraes Traffic generation and performance evaluation for mesh-based NoCs. Search on Bibsonomy SBCCI The full citation details ... 2005 DBLP  DOI  BibTeX  RDF performance evaluation, networks on chip, traffic modeling
1Fernando Gehm Moraes, Ney Calazans, Aline Mello, Leandro Möller, Luciano Ost HERMES: an infrastructure for low area overhead packet-switching networks on chip. Search on Bibsonomy Integration The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
1Aline Mello, Leandro Möller, Ney Calazans, Fernando Gehm Moraes MultiNoC: A Multiprocessing System Enabled by a Network on Chip. Search on Bibsonomy DATE The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
1Fernando Gehm Moraes, Aline Mello, Leandro Möller, Luciano Ost, Ney Laert Vilar Calazans A Low Area Overhead Packet-switched Network on Chip: Architecture and Prototyping. Search on Bibsonomy VLSI-SOC The full citation details ... 2003 DBLP  BibTeX  RDF
Displaying result #1 - #12 of 12 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license