The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications at "FPGA"( http://dblp.L3S.de/Venues/FPGA )

URL (DBLP): http://dblp.uni-trier.de/db/conf/fpga

Publication years (Num. hits)
1995 (25) 1996 (23) 1997 (24) 1998 (49) 1999 (57) 2000 (41) 2001 (25) 2002 (27) 2003 (53) 2004 (68) 2005 (65) 2006 (53) 2007 (27) 2008 (47) 2009 (65) 2010 (67) 2011 (62) 2012 (57) 2013 (71) 2014 (70) 2015 (84) 2016 (68) 2017 (63) 2018 (62) 2019 (95)
Publication types (Num. hits)
inproceedings(1323) proceedings(25)
Venues (Conferences, Journals, ...)
FPGA(1348)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 1086 occurrences of 496 keywords

Results
Found 1348 publication records. Showing 1348 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Katie Lim, Jonathan Balkind, David Wentzlaff JuxtaPiton: Enabling Heterogeneous-ISA Research with RISC-V and SPARC FPGA Soft-cores. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Wuxi Li, Mehrdad E. Dehkordi, Stephen Yang, David Z. Pan Simultaneous Placement and Clock Tree Construction for Modern FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Nariman Eskandari, Naif Tarafdar, Daniel Ly-Ma, Paul Chow A Modular Heterogeneous Stack for Deploying FPGAs and CPUs in the Data Center. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Weijie You, Chang Wu A Reconfigurable Accelerator for Sparse Convolutional Neural Networks. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Aimee Coughlin, Greg Cusack, Jack Wampler, Eric Keller, Eric Wustrow Breaking the Trust Dependence on Third Party Processes for Reconfigurable Secure Hardware. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Lu Jing, Jun Liu, FuHai Yu A Deep Learning Inference Accelerator Based on Model Compression on FPGA. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Liang Feng, Jieru Zhao, Tingyuan Liang, Sharad Sinha, Wei Zhang A Hybrid Data-Consistent Framework for Link-Aware AccessManagement in Emerging CPU-FPGA Platforms. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Sajjad Taheri, Payman Behnam, Eli Bozorgzadeh, Alexander V. Veidenbaum, Alexandru Nicolau AFFIX: Automatic Acceleration Framework for FPGA Implementation of OpenVX Vision Algorithms. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Sahand Salamat, Mohsen Imani, Behnam Khaleghi, Tajana Rosing F5-HD: Fast Flexible FPGA-based Framework for Refreshing Hyperdimensional Computing. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Xuechao Wei, Yun Liang 0001, Peng Zhang, Cody Hao Yu, Jason Cong Overcoming Data Transfer Bottlenecks in DNN Accelerators via Layer-Conscious Memory Managment. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Yun Zhou, Dries Vercruyce, Dirk Stroobandt MODA-PSO: Towards Fast Hard Block Legalization for Analytical FPGA Placement. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Gurshaant Singh Malik, Nachiket Kapre Enhancing Butterfly Fat Tree NoCs for FPGAs with Lightweight Flow Control. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Anastasiia Kucherenko, Stefan Nikolic, Paolo Ienne On Feasibility of FPGAs Without Dedicated Programmable Interconnect Structure. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Dario Korolija, Mirjana Stojilovic Design and Implementation of a Deterministic FPGA Router on a CPU+FPGA Acceleration Platform. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Yifan Yang, Qijing Huang, Bichen Wu, Tianjun Zhang, Liang Ma 0003, Giulio Gambardella, Michaela Blott, Luciano Lavagno, Kees A. Vissers, John Wawrzynek, Kurt Keutzer Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Venkat Konda Hierarchical FPGA Fabrics using 2D-Benes-BFT-Pyramid Network Layouts with Optimizations. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Kees A. Vissers Versal: The Xilinx Adaptive Compute Acceleration Platform (ACAP). Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Junzhong Shen, Deguang Wang, You Huang, Mei Wen, Chunyuan Zhang Accelerating 3D CNN-based Lung Nodule Segmentation on a Multi-FPGA System. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Zhengjie Li, Yuanlong Xiao, Yufan Zhang, Yunbing Pang, Jian Wang, Jinmei Lai Transistor-Level Optimization Methodology for GRM FPGA Interconnect Circuits. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Chen Chen, Jun Xia, Wenmin Yang, Kang Li, Zhilei Chai A PYNQ-compliant Online Platform for Zynq-based DNN Developers. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Yi-Hsiang Lai, Yuze Chi, Yuwei Hu, Jie Wang, Cody Hao Yu, Yuan Zhou, Jason Cong, Zhiru Zhang HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Elham Azari, Aykut Dengi, Sarma B. K. Vrudhula An Energy-Efficient FPGA Implementation of an LSTM Network Using Approximate Computing. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Konstantinos Maragos, George Lentaris, Dimitrios Soudris, Vasilis F. Pavlidis PVT-Aware Sensing and Voltage Scaling for Energy Efficient FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Ephrem Wu, Xiaoqian Zhang, David Berman, Inkeun Cho, John Thendean Compute-Efficient Neural-Network Acceleration. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Carl-Johannes Johnsen, Kenneth Skovhede Building FPGA State Machines from Sequential Code. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1David Biancolin, Sagar Karandikar, Donggyu Kim, Jack Koenig, Andrew Waterman, Jonathan Bachrach, Krste Asanovic FASED: FPGA-Accelerated Simulation and Evaluation of DRAM. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Sandeep Dutta, Adnan Yunus, Artem Marisov, Matt Menezes, Somayeh Rahimipour Visual System Integrator: Invited Tutorial. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Minghua Shen, Nong Xiao Parrot: A More Effective Parallel Routing Approach to FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Kia Bazargan, Stephen Neuendorffer (eds.) Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2019, Seaside, CA, USA, February 24-26, 2019 Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Brian Gaide, Dinesh Gaitonde, Chirag Ravishankar, Trevor Bauer Xilinx Adaptive Compute Acceleration Platform: VersalTM Architecture. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Yuze Chi, Young-kyu Choi, Jason Cong, Jie Wang Rapid Cycle-Accurate Simulator for High-Level Synthesis. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Zhiyuan Shao, Ruoshi Li, Diqing Hu, Xiaofei Liao, Hai Jin 0001 Improving Performance of Graph Processing on FPGA-DRAM Platform by Two-level Vertex Caching. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Shanquan Tian, Jakub Szefer Temporal Thermal Covert Channels in Cloud FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Dan Cristian Turicu, Octavian Cret, Lucia Vacariu Storage Mirroring for Bare-Metal Systems on FPGA Devices. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Michael P. Kapralos, John A. Chandy HOTMeTaL: Hardware Optimization Tool for Memory Table and Logic Conversion. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Javier Duarte, Song Han, Philip Harris, Sergo Jindariani, Edward Kreinar, Benjamin Kreis, Vladimir Loncar, Jennifer Ngadiuba, Maurizio Pierini, Dylan Rankin, Ryan Rivera, Sioni Summers, Nhan Tran, Zhenbin Wu Fast Inference of Deep Neural Networks for Real-time Particle Physics Applications. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Zheming Jin, Hal Finkel Nuclear Reactor Simulations on OpenCL FPGA Platform. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Shijie Cao, Chen Zhang, Zhuliang Yao, Wencong Xiao, Lanshun Nie, De-chen Zhan, Yunxin Liu, Ming Wu, Lintao Zhang Efficient and Effective Sparse LSTM on FPGA with Bank-Balanced Sparsity. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Jialiang Zhang, Jing Li Unleashing the Power of Soft Logic for Convolutional Neural Network Acceleration via Product Quantization. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Deming Chen FPGAs in Supercomputers: Opportunity or Folly? Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Stephen Ibanez, Gordon J. Brebner, Nick McKeown, Noa Zilberman The P4->NetFPGA Workflow for Line-Rate Packet Processing. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Zhucheng Tang, Guojie Luo, Ming Jiang 0001 FTConv: FPGA Acceleration for Transposed Convolution Layers in Deep Neural Networks. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Yu Xing, Shuang Liang, Lingzhi Sui, Zhen Zhang, Jiantao Qiu, Xijie Jia, Xin Liu, Yushun Wang, Yi Shan, Yu Wang DNNVM: End-to-End Compiler Leveraging Operation Fusion on FPGA-based CNN Accelerators. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Mikhail Asiatici, Paolo Ienne Stop Crying Over Your Cache Miss Rate: Handling Efficiently Thousands of Outstanding Misses in FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Martin Langhammer, Gregg Baeckler, Sergey Gribok Fractal Synthesis: Invited Tutorial. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Lana Josipovic, Andrea Guerrieri, Paolo Ienne Speculative Dataflow Circuits. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Cheng Fu, Shilin Zhu, Hao Su, Ching-En Lee, Jishen Zhao Towards Fast and Energy-Efficient Binarized Neural Network Inference on FPGA. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Feng Shi, Haochen Li, Yuhe Gao, Benjamin Kuschner, Song-Chun Zhu Sparse Winograd Convolutional Neural Networks on Small-scale Systolic Arrays. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Hui Yan, Zhaoshi Li, Leibo Liu, Shouyi Yin, Shaojun Wei Constructing Concurrent Data Structures on FPGA with Channels. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Eriko Nurvitadhi, Dongup Kwon, Ali Jafari, Andrew Boutros, Jaewoong Sim, Phillip Tomson, Huseyin Sumbul, Gregory K. Chen, Phil V. Knag, Raghavan Kumar, Ram Krishnamurthy, Debbie Marr, Sergey Gribok, Bogdan Pasca, Martin Langhammer, Aravind Dasu Evaluating and Enhancing Intel® Stratix® 10 FPGAs for Persistent Real-Time AI. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Ian Swarbrick, Dinesh Gaitonde, Sagheer Ahmad, Brian Gaide, Ygal Arbel Network-on-Chip Programmable Platform in VersalTM ACAP Architecture. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Yao Chen, Jiong He, Xiaofan Zhang, Cong Hao, Deming Chen Cloud-DNN: An Open Framework for Mapping DNN Models to Cloud FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1George Provelengios, Chethan Ramesh, Shivukumar B. Patil, Ken Eguro, Russell Tessier, Daniel Holcomb Characterization of Long Wire Data Leakage in Deep Submicron FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Martin Hardieck, Martin Kumm, Konrad Möller, Peter Zipf Reconfigurable Convolutional Kernels for Neural Networks on FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Chris Lavin, Alireza Kaviani Build Your Own Domain-specific Solutions with RapidWright: Invited Tutorial. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Andrew Boutros, Mohamed Eldafrawy, Sadegh Yazdanshenas, Vaughn Betz Math Doesn't Have to be Hard: Logic Block Architectures to Enhance Low-Precision Multiply-Accumulate on FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Jiafeng Xie, Chiou-Yng Lee Embracing Systolic: Super Systolization of Large-Scale Circulant Matrix-vector Multiplication on FPGA with Subquadratic Space Complexity. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Ramtin Zand, Ronald F. DeMara HSC-FPGA. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Dallon Glick, Jesse Grigg, Brent E. Nelson, Michael J. Wirthlin Maverick: A Stand-alone CAD Flow for Xilinx 7-Series FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Yanjie Gu, Jian Yu, Tieli Sun, Chen Pan, Zhenhao Feng, Liewei Xu, Chang Wu Highly Efficient Sparse Neural Network Computing: Hardware and Software Solutions. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Jianyi Cheng, Shane T. Fleming, Yu Ting Chen, Jason Helge Anderson, George A. Constantinides EASY: Efficient Arbiter SYnthesis from Multi-threaded Code. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Zheming Jin, Hal Finkel Base64 Encoding on OpenCL FPGA Platform. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Sasindu Wijeratne, Ashen Ekanayake, Sandaruwan Jayaweera, Danuka Ravishan, Ajith Pasqual Scalable High Performance SDN Switch Architecture on FPGA for Core Networks. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Hiroki Nakahara, Akira Jinguji, Masayuki Shimoda, Shimpei Sato An FPGA-based Fine Tuning Accelerator for a Sparse CNN. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Tianqi Gao, Rob A. Rutenbar A Pixel-Parallel Virtual-Image Architecture for High Performance and Power Efficient Graph Cuts Inference. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Xin He, Liu Ke, Xuan Zhang SparseBNN: Joint Algorithm/Hardware Optimization to Exploit Structured Sparsity in Binary Neural Network. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Venkat Konda Flat FPGA Fabrics Derived from 2D-Benes-BFT-Pyramid Networks with Optimizations and Enhancements. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Nima Karimpour Darav, Andrew A. Kennings, Kristofer Vorwerk, Arun Kundu Multi-Commodity Flow-Based Spreading in a Commercial Analytic Placer. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Anping He, Jinlin Zhang, Lvying Yu, Pengfei Li, Lian Li How to Accelerate FPGA Application in an Asynchronous Way? Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Sebastian Vogel, Jannik Springer, Andre Guntoro, Gerd Ascheid Efficient Acceleration of CNNs for Semantic Segmentation on FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Tushar Garg, Saud Wasly, Rodolfo Pellizzoni, Nachiket Kapre HopliteBuf: FPGA NoCs with Provably Stall-Free FIFOs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Sahithi Rampalli, Natasha Sehgal, Ishita Bindlish, Tanya Tyagi, Pawan Kumar Efficient FPGA Implementation of Conjugate Gradient Methods for Laplacian System using HLS. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Weiwen Jiang, Xinyi Zhang, Edwin Hsing-Mean Sha, Qingfeng Zhuge, Lei Yang 0018, Yiyu Shi, Jingtong Hu XFER: A Novel Design to Achieve Super-Linear Performance on Multiple FPGAs for Real-Time AI. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Tom J. Mannos, Brian Dziki, Moslema Sharif Fault Testing a Synthesizable Embedded Processor at Gate Level using UltraScale FPGA Emulation. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Maciej Besta, Marc Fischer, Tal Ben-Nun, Johannes de Fine Licht, Torsten Hoefler Substream-Centric Maximum Matchings on FPGA. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Daniel Rozhko, Paul Chow The Network Management Unit (NMU): Securing Network Access for Direct-Connected FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Sahan Bandara, Alan Ehret, Donato Kava, Michel A. Kinsy BRISC-V: An Open-Source Architecture Design Space Exploration Toolbox. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Chia-Wei Chang, Zi-Qi Zhong, Jing-Jia Liou A FPGA Implementation of Farneback Optical Flow by High-Level Synthesis. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Zachary Sherer, Eric Finnerty, Yan Luo, Hang Liu Software Hardware Co-Optimized BFS on FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Fan Yang, Zhan Wang, Xiaoxiao Ma, Guojun Yuan, Xuejun An SwitchAgg: A Further Step Towards In-Network Computation. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Yazhu Lan, Qingli Guo, Guohe Zhang, Yuanchao Xu, Kent W. Nixon, Hai Helen Li, Yiran Chen Fast Confidence Detection: One Hot Way to Detect Adversarial Attacks via Sensor Pattern Noise Fingerprinting. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Lansong Diao, Zhao Jiang, Hao Liang, Chang'an Ye, Kai Chen 0008, Li Ding, Shunli Dou, Meng Sun, Lixue Xia, Jiansong Zhang, Wei Lin PAI-FCNN: FPGA Based CNN Inference System. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Ke Zhang, Yisong Chang, Mingyu Chen 0001, Yungang Bao, Zhiwei Xu Engaging Heterogeneous FPGAs in the Cloud. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Jie Liu, Jason Cong Dataflow Systolic Array Implementations of Matrix Decomposition Using High Level Synthesis. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Hongzheng Chen, Minghua Shen A Deep-Reinforcement-Learning-Based Scheduler for High-Level Synthesis. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Shulin Zeng, Yujun Lin, Shuang Liang, Junlong Kang, Dongliang Xie, Yi Shan, Song Han, Yu Wang 0002, Huazhong Yang A Fine-Grained Sparse Accelerator for Multi-Precision DNN. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Thaddeus Koehn, Peter Athanas Scheduling Data in Neural Network Applications. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Andrew M. Keller, Michael J. Wirthlin Impact of Soft Errors on Large-Scale FPGA Cloud Computing. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Caiwen Ding, Shuo Wang, Ning Liu, Kaidi Xu, Yanzhi Wang, Yun Liang 0001 REQ-YOLO: A Resource-Aware, Efficient Quantization Framework for Object Detection on FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Kaiyuan Guo, Shuang Liang, Jincheng Yu, Xuefei Ning, Wenshuo Li, Yu Wang 0002, Huazhong Yang Compressed CNN Training with FPGA-based Accelerator. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Daniel Holanda Noronha, Ruizhe Zhao, Jeffrey Goeders, Wayne Luk, Steven J. E. Wilton On-chip FPGA Debug Instrumentation for Machine Learning Applications. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Liqiang Lu, Yun Liang 0001, Ruirui Huang, Wei Lin, Xiaoyuan Cui, Jiansong Zhang Speedy: An Accelerator for Sparse Convolutional Neural Networks on FPGAs. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Juan Escobedo, Mingjie Lin Optimizing Order-Associative Kernel Computation with Joint Memory Banking and Data Reuse. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Zhe Chen, Hugh T. Blair, Jason Cong LANMC: LSTM-Assisted Non-Rigid Motion Correction on FPGA for Calcium Image Stabilization. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Jyotikrishna Dass, Yashwardhan Narawane, Rabi N. Mahapatra, Vivek Sarin FPGA-based Distributed Edge Training of SVM. Search on Bibsonomy FPGA The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Mikhail Asiatici, Damian Maiorano, Paolo Ienne FPGAs in the Datacenters: the Case of Parallel Hybrid Super Scalar String Sample Sort (pHS5)(Abstract Only). Search on Bibsonomy FPGA The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Juexiao Su, Lei He Solving Satisfiability Problem on Quantum Annealer: A Lesson from FPGA CAD Tools: (Abstract Only). Search on Bibsonomy FPGA The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Shenghsun Cho, Mrunal Patel, Han Chen, Michael Ferdman, Peter Milder A Full-System VM-HDL Co-Simulation Framework for Servers with PCIe-Connected FPGAs. Search on Bibsonomy FPGA The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Oluseyi A. Ayorinde, He Qi, Benton H. Calhoun FGC: A Tool-flow for Generating and Configuring Custom FPGAs(Abstract Only). Search on Bibsonomy FPGA The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Zheming Jin, Hal Finkel Evaluation of OpenCL Performance-oriented Optimizations for Streaming Kernels on the FPGA: (Abstract Only). Search on Bibsonomy FPGA The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #100 of 1348 (100 per page; Change: )
Pages: [1][2][3][4][5][6][7][8][9][10][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license