The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications at "FPL"( http://dblp.L3S.de/Venues/FPL )

URL (DBLP): http://dblp.uni-trier.de/db/conf/fpga

Publication years (Num. hits)
1992 (23) 1993-1994 (65) 1995 (47) 1996 (51) 1997 (52) 1998 (69) 1999 (66) 2000 (102) 2001 (75) 2002 (136) 2003 (147) 2004 (178) 2005 (149) 2006 (183) 2007 (162) 2008 (154) 2009 (142) 2010 (112) 2011 (101) 2012 (142) 2013 (139) 2014 (131) 2015 (99) 2016 (101) 2017 (111) 2018 (86)
Publication types (Num. hits)
inproceedings(2797) proceedings(26)
Venues (Conferences, Journals, ...)
FPL(2823)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 210 occurrences of 148 keywords

Results
Found 2823 publication records. Showing 2823 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Dustin Richmond, Michael Barrow, Ryan Kastner Everyone's a Critic: A Tool for Exploring RISC-V Projects. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Bogdan Pasca, Martin Langhammer Activation Function Architectures for FPGAs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Lukas Kekely, Martin Spinler, Stepan Friedl, Jiri Sikora, Jan Korenek Accelerated Wire-Speed Packet Capture at 200 Gbps. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Andreea-Ingrid Cross, Liucheng Guo, Wayne Luk, Mark Salmon CRRS: Custom Regression and Regularisation Solver for Large-Scale Linear Systems. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Hiroki Nakahara, Masayuki Shimoda, Shimpei Sato A Demonstration of FPGA-Based You Only Look Once Version2 (YOLOv2). Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Charles Lo, Paul Chow Multi-fidelity Optimization for High-Level Synthesis Directives. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Vladimir Rybalkin, Alessandro Pappalardo, Muhammad Mohsin Ghaffar, Giulio Gambardella, Norbert Wehn, Michaela Blott FINN-L: Library Extensions and Design Trade-Off Analysis for Variable Precision LSTM Networks on FPGAs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Dongjoon Park, Yuanlong Xiao, Nevo Magnezi, André DeHon Case for Fast FPGA Compilation Using Partial Reconfiguration. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Fearghal Morgan, Declan O'Loughlin, Jeremy Audiger, Yohan Boyer, Frank Callaly viciLogic2.0 Online Learning and Prototyping Using PYNQ. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Andreas Oeldemann, Thomas Wild, Andreas Herkersdorf FlueNT10G: A Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Anuj Vaishnav, Khoa Dang Pham, Dirk Koch A Survey on FPGA Virtualization. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Yao Liu 0006, Ray C. C. Cheung, Hei Wong Lightweight Secure Processor Prototype on FPGA. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Mário P. Véstias, Rui Policarpo Duarte, José T. de Sousa, Horácio C. Neto Lite-CNN: A High-Performance Architecture to Execute CNNs in Low Density FPGAs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Julian Oppermann, Melanie Reuter-Oppermann, Lukas Sommer, Oliver Sinnen, Andreas Koch 0001 Dependence Graph Preprocessing for Faster Exact Modulo Scheduling in High-Level Synthesis. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1François Serre, Markus Püschel A DSL-Based FFT Hardware Generator in Scala. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Alex Rodionov, Jonathan Rose Automatic Topology Optimization for FPGA Interconnect Synthesis. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Mihailo Isakov, Alan Ehret, Michel A. Kinsy ClosNets: Batchless DNN Training with On-Chip a Priori Sparse Neural Topologies. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Debdeep Mukhopadhyay, Debapriya Basu Roy Revisiting FPGA Implementation of Montgomery Multiplier in Redundant Number System for Efficient ECC Application in GF(p). Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Di Wu, Jin Chen, Wei Cao, Lingli Wang A Novel Low-Communication Energy-Efficient Reconfigurable CNN Acceleration Architecture. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Yongming Shen, Tianchu Ji, Michael Ferdman, Peter Milder Medusa: A Scalable Interconnect for Many-Port DNN Accelerators and Wide DRAM Controller Interfaces. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Umar Ibrahim Minhas, Roger F. Woods, Georgios Karakonstantis Facilitating Easier Access to FPGAs in the Heterogeneous Cloud Ecosystems. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Chirag Ravishankar, Dinesh Gaitonde, Trevor Bauer Placement Strategies for 2.5D FPGA Fabric Architectures. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Simone Casale Brunet, Thierry Schüpbach, Nicolas Guex, Christian Iseli, Alan Bridge, Dmitry Kuznetsov, Christian J. A. Sigrist, Phillippe Lemercier, Ioannis Xenarios, Endri Bezati Towards in the Field Fast Pathogens Detection Using FPGAs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Eriko Nurvitadhi, Jeffrey J. Cook, Asit K. Mishra, Debbie Marr, Kevin Nealis, Philip Colangelo, Andrew C. Ling, Davor Capalija, Utku Aydonat, Aravind Dasu, Sergey Shumarayev In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Zhenhao He, David Sidler, Zsolt István, Gustavo Alonso A Flexible K-Means Operator for Hybrid Databases. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Robert Hale, Brad L. Hutchings Enabling Low Impact, Rapid Debug for Highly Utilized FPGA Designs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Alexandros Kouris, Stylianos I. Venieris, Christos-Savvas Bouganis Cascade^CNN: Pushing the Performance Limits of Quantisation in Convolutional Neural Networks. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ameer M. S. Abdelhadi, Guy G. F. Lemieux, Lesley Shannon Modular Block-RAM-Based Longest-Prefix Match Ternary Content-Addressable Memories. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Marie Nguyen, James C. Hoe Time-Shared Execution of Realtime Computer Vision Pipelines by Dynamic Partial Reconfiguration. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Yaman Umuroglu, Lahiru Rasnayake, Magnus Själander BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Nina Engelhardt, C.-H. Dominic Hung, Hayden Kwok-Hay So Performance-Driven System Generation for Distributed Vertex-Centric Graph Processing on Multi-FPGA Systems. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Behzad Salami 0001, Osman S. Ünsal, Adrián Cristal A Demo of FPGA Aggressive Voltage Downscaling: Power and Reliability Tradeoffs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Behzad Salami 0001, Osman S. Unsal, Adrián Cristal Fault Characterization Through FPGA Undervolting. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Hongxiang Fan, Ho-Cheung Ng, Shuanglong Liu, Zhiqiang Que, Xinyu Niu, Wayne Luk Reconfigurable Acceleration of 3D-CNNs for Human Action Recognition with Block Floating-Point Representation. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Jiayi Sheng, Chen Yang, Martin C. Herbordt High Performance Communication on Reconfigurable Clusters. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ankit Wagle, Jinghua Yang, Aykut Dengi, Sarma B. K. Vrudhula FPGAs with Reconfigurable Threshold Logic Gates for Improved Performance, Power and Area. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Henri Fraisse, Dinesh Gaitonde A SAT-based Timing Driven Place and Route Flow for Critical Soft IP. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Dries Vercruyce, Elias Vansteenkiste, Dirk Stroobandt Hierarchical Force-Based Block Spreading for Analytical FPGA Placement. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Lake Bu, Michel A. Kinsy Weighted Group Decision Making Using Multi-identity Physical Unclonable Functions. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Nikolaos Alachiotis, Charalampos Vatsolakis, Grigorios Chrysos, Dionisios N. Pnevmatikatos Accelerated Inference of Positive Selection on Whole Genomes. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Jason Cong, Licheng Guo, Po-Tsang Huang, Peng Wei, Tianhe Yu SMEM++: A Pipelined and Time-Multiplexed SMEM Seeding Accelerator for Genome Sequencing. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Stylianos I. Venieris, Christos-Savvas Bouganis f-CNNx: A Toolflow for Mapping Multiple Convolutional Neural Networks on FPGAs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Anuj Vaishnav, Khoa Dang Pham, Dirk Koch, James Garside Resource Elastic Virtualization for FPGAs Using OpenCL. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1 28th International Conference on Field Programmable Logic and Applications, FPL 2018, Dublin, Ireland, August 27-31, 2018 Search on Bibsonomy FPL The full citation details ... 2018 DBLP  BibTeX  RDF
1Masayuki Shimoda, Shimpei Sato, Hiroki Nakahara Demonstration of Object Detection for Event-Driven Cameras on FPGAs and GPUs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Takuya Kojima, Hideharu Amano A Configuration Data Multicasting Method for Coarse-Grained Reconfigurable Architectures. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Declan Byrne, Ronan Farrell, Sidath Madhuwantha, Miriam Leeser, John Dooley Digital Pre-distortion Implemented Using FPGA. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ahmet Can Mert, Hasan Azgin, Ercan Kalali, Ilker Hamzaoglu Efficient Multiple Constant Multiplication Using DSP Blocks in FPGA. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Yi Shan ADAS and Video Surveillance Analytics System Using Deep Learning Algorithms on FPGA. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Julian Faraone, Giulio Gambardella, Nicholas J. Fraser, Michaela Blott, Philip H. W. Leong, David Boland Customizing Low-Precision Deep Neural Networks for FPGAs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ruizhe Zhao, Ho-Cheung Ng, Wayne Luk, Xinyu Niu Towards Efficient Convolutional Neural Network for Domain-Specific Applications on FPGA. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Tong Geng, Tianqi Wang, Ahmed Sanaullah, Chen Yang, Rushi Patel, Martin C. Herbordt A Framework for Acceleration of CNN Training on Deeply-Pipelined FPGA Clusters with Work and Weight Load Balancing. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Tyrone Sherwin, Kevin I-Kai Wang, Prabu Thiagaraj, Oliver Sinnen Median Filtering with Very Large Windows: SKA Algorithms for FPGAs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Mustafa Abbas, Vaughn Betz Latency Insensitive Design Styles for FPGAs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Dani Maarouf, Abeer Alhyari, Ziad Abuowaimer, Timothy Martin, Andrew Gunter, Gary Gréwal, Shawki Areibi, Anthony Vannelli Machine-Learning Based Congestion Estimation for Modern FPGAs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Peng Guo, Hong Ma, Ruizhi Chen, Pin Li, Shaolin Xie, Donglin Wang FBNA: A Fully Binarized Neural Network Accelerator. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Jan Kühn, Yiannos Manoli An Application-Specific Field-Programmable Tree Ensemble Architecture. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Thinh Hung Pham, Alexander Fell, Arnab Kumar Biswas, Siew Kei Lam, Nandeesha Veeranna CIDPro: Custom Instructions for Dynamic Program Diversification. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Luis Fiolhais, Horácio C. Neto An Efficient Exact Fused Dot Product Processor in FPGA. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Athanasios Stratikopoulos, Christos Kotselidis, John Goodacre, Mikel Luján FastPath: Towards Wire-Speed NVMe SSDs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Tobias Alonso, Mario Ruiz, Angel Lopez Garcia-Arias, Gustavo Sutter, Jorge E. López de Vergara Submicrosecond Latency Video Compression in a Low-End FPGA-based System-on-Chip. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Shanker Shreejith, Ryan A. Cooke, Suhaib A. Fahmy A Smart Network Interface Approach for Distributed Applications on Xilinx Zynq SoCs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Qingqing Xiong, Anthony Skjellum, Martin C. Herbordt Accelerating MPI Message Matching through FPGA Offload. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Jia Liu, Qiang Liu Resource Reduction of BFGS Quasi-Newton Implementation on FPGA Using Fixed-Point Matrix Updating. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Shenghsun Cho, Michael Ferdman, Peter Milder FPGASwarm: High Throughput Model Checking on FPGAs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Mohamed S. Abdelfattah, David Han, Andrew Bitar, Roberto DiCecco, Shane O'Connell, Nitika Shanker, Joseph Chu, Ian Prins, Joshua Fender, Andrew C. Ling, Gordon R. Chiu DLA: Compiler and FPGA Overlay for Neural Network Inference Acceleration. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Murad Qasaimeh, Joseph Zambreno, Phillip H. Jones A Runtime Configurable Hardware Architecture for Computing Histogram-Based Feature Descriptors. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Jonathan Déchelotte, Russell Tessier, Dominique Dallet, Jérémie Crenne Lynq: A Lightweight Software Layer for Rapid SoC FPGA Prototyping. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Donggyu Kim, Christopher Celio, Sagar Karandikar, David Biancolin, Jonathan Bachrach, Krste Asanovic DESSERT: Debugging RTL Effectively with State Snapshotting for Error Replays across Trillions of Cycles. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Muhsen Owaida, Gustavo Alonso Application Partitioning on FPGA Clusters: Inference over Decision Tree Ensembles. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Jiandong Mu, Wei Zhang, Hao Liang, Sharad Sinha A Collaborative Framework for FPGA-based CNN Design Modeling and Optimization. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Andrew Boutros, Sadegh Yazdanshenas, Vaughn Betz Embracing Diversity: Enhanced DSP Blocks for Low-Precision Deep Learning on FPGAs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Zsolt István, Gustavo Alonso, Ankit Singla Providing Multi-tenant Services with FPGAs: Case Study on a Key-Value Store. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Sam Amiri, Mohammad Hosseinabady, Andrés Rodríguez, Rafael Asenjo, Angeles G. Navarro, José Núñez-Yáñez Workload Partitioning Strategy for Improved Parallelism on FPGA-CPU Heterogeneous Chips. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Xuegong Zhou, Lingli Wang, Peiyi Zhao, Alan Mishchenko Fast Adjustable NPN Classification using Generalized Symmetries. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Al-Shahna Jamal, Jeffrey Goeders, Steven J. E. Wilton An FPGA Overlay Architecture Supporting Rapid Implementation of Functional Changes during On-Chip Debug. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Thiem Van Chu, Kenji Kise An Effective Architecture for Trace-Driven Emulation of Networks-on-Chip on FPGAs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Cheng Luo, Yuhua Wang, Wei Cao, Philip H. W. Leong, Lingli Wang RNA: An Accurate Residual Network Accelerator for Quantized and Reconstructed Deep Neural Networks. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ibrahim Ahmed 0001, Shuze Zhao, James Meijers, Olivier Trescases, Vaughn Betz Automatic BRAM Testing for Robust Dynamic Voltage Scaling for FPGAs. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Philippos Papaphilippou, Wayne Luk Accelerating Database Systems Using FPGAs: A Survey. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Patrick Sittel, Martin Kumm, Julian Oppermann, Konrad Möller, Peter Zipf, Andreas Koch 0001 ILP-Based Modulo Scheduling and Binding for Register Minimization. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Georgios Chatzianastasiou, George A. Constantinides An Efficient FPGA-based Axis-Aligned Box Tool for Embedded Computer Graphics. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Junsong Wang, Qiuwen Lou, Xiaofan Zhang, Chao Zhu, Yonghua Lin, Deming Chen Design Flow of Accelerating Hybrid Extremely Low Bit-Width Neural Network in Embedded FPGA. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Yehdhih Ould Mohammed Moctar, Mirjana Stojilovic, Philip Brisk Deterministic Parallel Routing for FPGAs Based on Galois Parallel Execution Model. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Michael Barrow, Steven M. Burns, Ryan Kastner A FPGA Accelerator for Real-Time 3D Non-rigid Registration Using Tree Reweighted Message Passing and Dynamic Markov Random Field Generation. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Habib ul Hasan Khan, Diana Göhringer Cycle-Accurate and Cycle-Reproducible Debugging of Embedded Designs Using Artificial Intelligence. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Mitra Purandare, Raphael Polig, Christoph Hagleitner Accelerated analysis of Boolean gene regulatory networks. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Hiroki Nakahara, Tomoya Fujii, Shimpei Sato A fully connected layer elimination for a binarizec convolutional neural network on an FPGA. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Umar Afzaal, Jeong-A Lee FPGA-based design of a self-checking TMR voter. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Farzad Fatollahi-Fard, David Donofrio, John Shalf, John D. Leidel, Xi Wang, Yong Chen OpenSoC system architect: An open toolkit for building soft-cores on FPGAs. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Stephan Nolting, Lin Liu, Guillermo Payá Vayá Two-LUT-based synthesizable temperature sensor for Virtex-6 FPGA devices. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Jiayi Sheng, Chen Yang, Ahmed Sanaullah, Michael Papamichael, Adrian M. Caulfield, Martin C. Herbordt HPC on FPGA clouds: 3D FFTs and implications for molecular dynamics. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Mário P. Véstias, Rui Policarpo Duarte, José T. de Sousa, Horácio C. Neto Parallel dot-products for deep learning on FPGA. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Hiroyuki Nakahara, Haruyoshi Yonekawa, Tomoya Fujii, Masayuki Shimoda, Simpei Sato A demonstration of the GUINNESS: A GUI based neural NEtwork SyntheSizer for an FPGA. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Konstantinos Boikos, Christos-Savvas Bouganis A high-performance system-on-chip architecture for direct tracking for SLAM. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Aoi Tanibata, Alexandre Schmid, Shinya Takamaeda-Yamazaki, Masayuki Ikebe, Masato Motomura, Tetsuya Asai FPGA implementation of edge-guided pattern generation for motion-vector estimation of textureless objects. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Thomas B. Preußer Generic and universal parallel matrix summation with a flexible compression goal for Xilinx FPGAs. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Kevin Nam, Blair Fort, Stephen Dean Brown FISH: Linux system calls for FPGA accelerators. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Mohammad Hosseinabady, José Luis Núñez-Yáñez A systematic approach to design and optimise streaming applications on FPGA using high-level synthesis. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Brad L. Hutchings, Michael J. Wirthlin Rapid implementation of a partially reconfigurable video system with PYNQ. Search on Bibsonomy FPL The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #100 of 2823 (100 per page; Change: )
Pages: [1][2][3][4][5][6][7][8][9][10][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license