The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications at "FPT"( http://dblp.L3S.de/Venues/FPT )

URL (DBLP): http://dblp.uni-trier.de/db/conf/fpt

Publication years (Num. hits)
2002 (80) 2003 (77) 2004 (82) 2005 (63) 2006 (71) 2007 (70) 2008 (69) 2009 (22) 2010 (101) 2011 (66) 2012 (62) 2013 (94) 2014 (74) 2015 (45) 2016 (68)
Publication types (Num. hits)
inproceedings(1029) proceedings(15)
Venues (Conferences, Journals, ...)
FPT(1044)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
No Growbag Graphs found.

Results
Found 1044 publication records. Showing 1044 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Ayesha Khalid, James Howe, Ciara Rafferty, Máire O'Neill Time-independent discrete Gaussian sampling for post-quantum cryptography. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Kosuke Tatsumura, Sadegh Yazdanshenas, Vaughn Betz High density, low energy, magnetic tunnel junction based block RAMs for memory-rich FPGAs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Zhenxue He, Limin Xiao, Longbing Zhang, Fei Gu, Zhisheng Huo, Mingfa Zhu, Li Ruan, Rui Liu, Xiang Wang 0006 EMA-FPRMs: An efficient minimization algorithm for fixed polarity Reed-Muller expressions. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Jakub Lojda, Jakub Podivinsky, Martin Krcma, Zdenek Kotásek HLS-based fault tolerance approach for SRAM-based FPGAs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1He Qi, Oluseyi A. Ayorinde, Benton H. Calhoun An energy-efficient near/sub-threshold FPGA interconnect architecture using dynamic voltage scaling and power-gating. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Ali Asghar, Muhammad Mazher Iqbal, Waqar Ahmed, Mujahid Ali, Husain Parvez, Muhammad Rashid Exploring shared SRAM tables among NPN equivalent large LUTs in SRAM-based FPGAs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Dennis R. E. Gnad, Fabian Oboril, Saman Kiamehr, Mehdi Baradaran Tahoori Analysis of transient voltage fluctuations in FPGAs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Jose P. Pinilla, Steven J. E. Wilton Enhanced source-level instrumentation for FPGA in-system debug of High-Level Synthesis designs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Naoki Ando, Koichiro Masuyama, Hayate Okuhara, Hideharu Amano Variable pipeline structure for Coarse Grained Reconfigurable Array CMA. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Lin Li, Quansheng Yang SMCFA: A Zynq-based stacked multi CPU-FPGA architecture. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Maolin Wang, Ho-Cheung Ng, Bob M. F. Chung, B. Sharat Chandra Varma, Manish Kumar Jaiswal, Kevin K. Tsia, Ho Cheung Shum, Hayden Kwok-Hay So Real-time object detection and classification for high-speed asymmetric-detection time-stretch optical microscopy on FPGA. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Hiroki Nakahara, Haruyoshi Yonekawa, Tsutomu Sasao, Hisashi Iwamoto, Masato Motomura A memory-based realization of a binarized deep convolutional neural network. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1auJuan Escobedo, auMingjie Lin Tessellation-based multi-block memory mapping scheme for high-level synthesis with FPGA. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Tianqi Wang, Linlin Zheng, Xi Jin, Bo Peng, Chuanjun Wang FPGA acceleration of TreePM N-body simulations for Modified Newton Dynamics. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Jagath Weerasinghe, Raphael Polig, François Abel, Christoph Hagleitner Network-attached FPGAs for data center applications. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Tianqi Liu, Naveen Kumar Dumpala, Russell Tessier Hybrid hard NoCs for efficient FPGA communication. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Nguyen T. H. Nguyen, Dimitris Agiakatsikas, Ediz Çetin, Oliver Diessel Dynamic scheduling of voter checks in FPGA-based TMR systems. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Tze Hon Tan, Chia Yee Ooi, Muhammad N. Marsono A modular architecture for dynamically reconfigurable middlebox with customized reconfiguration handler. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Zhehao Li, Jifang Jin, Lingli Wang, Ji Yang, Jiahua Lu A moving object extraction and classification system based on Zynq and IBM SuperVessel. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Lester Kalms, Ahmed Elhossini, Ben H. H. Juurlink FPGA based hardware accelerator for KAZE feature extraction algorithm. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Georgios Tzimpragos, Da Cheng, Stephanie Tapp, Balakrishna Jayadev, Amitava Majumdar Application debug in FPGAs in the presence of multiple asynchronous clocks. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Wei Ting Loke, Chin Yang Koay Energy-aware scheduling for task adaptive FPGAs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Yiren Zhao, John Wickerson, George A. Constantinides An efficient implementation of online arithmetic. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Zhuoran Zhao, Dimitris Agiakatsikas, Nguyen T. H. Nguyen, Ediz Çetin, Oliver Diessel Fine-grained module-based error recovery in FPGA-based TMR systems. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Shengjia Shao, Oskar Mencer, Wayne Luk Dataflow design for optimal incremental SVM training. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Yuzhi Zhou, Xi Jin, Tian Xiang Fixed-ratio DXT format Frame Buffer Compressor for mobile graphics systems. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Kumar H. B. Chethan, Shubham Agarwal, Nachiket Kapre Deflection routing for multi-level FPGA overlay NoCs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Andrew Putnam The configurable cloud - accelerating hyperscale datacenter services with FPGAs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Grace Zgheib, Paolo Ienne Automatic wire modeling to explore novel FPGA architectures. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Zhiqiang Liu, Yong Dou, Jingfei Jiang, Jinwei Xu Automatic code generation of convolutional neural networks in FPGA implementation. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Song Xu, Qiang Liu 0011, Tao Li, Hongxiang Fan IC security evaluation against fault injection attack based on FPGA emulation. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Roberto DiCecco, Griffin Lacey, Jasmina Vasiljevic, Paul Chow, Graham W. Taylor, Shawki Areibi Caffeinated FPGAs: FPGA framework For Convolutional Neural Networks. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Björn Liebig, Andreas Koch 0001 High-level synthesis of resource-shared microarchitectures from irregular complex C-code. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Muhammed Al Kadi, Michael Hübner Integer computations with soft GPGPU on FPGAs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Mengjun Li, Yongxin Zhu 0001, Xu Wang 0010, Tian Huang, Weida Chen, Bin Liu, Yishu Mao Evaluation of variable precision computing with variable precision FFT implementation on FPGA. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Vincent Migliore, Maria Mendez Real, Vianney Lapotre, Arnaud Tisserand, Caroline Fontaine, Guy Gogniat Fast polynomial arithmetic for Somewhat Homomorphic Encryption operations in hardware with Karatsuba algorithm. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Yuchen Song, Shaojun Wang, Brent Nelson, Junbao Li, Yu Peng (eds.) 2016 International Conference on Field-Programmable Technology, FPT 2016, Xi'an, China, December 7-9, 2016 Search on Bibsonomy FPT The full citation details ... 2016 DBLP  BibTeX  RDF
1Hiroshi Nakahara, Tetsui Ohkubo, Hideki Shimura, Ryotaro Sakai, Chiharu Tsuruta, Takahiro Kaneda, Hideharu Amano Trax solver on Zynq using incremental update algorithm. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Akira Kojima Trax player implementation on FPGA using high level synthesis tool. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Xinyu Chen, Yong Gu, Chenxu Wang, Xuguang Guan Asymmetric multiprocessing for motion control based on Zynq SoC. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Lingkan Gong, Tong Wu, Nguyen T. H. Nguyen, Dimitris Agiakatsikas, Zhuoran Zhao, Ediz Cetin, Oliver Diessel A Programmable Configuration Controller for fault-tolerant applications. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Naifeng Jing, Taozhong Li, Zhongyuan Zhao, Wei Jin, Yanan Sun, Weifeng He, Zhigang Mao Enabling in-situ logic-in-memory capability using resistive-RAM crossbar memory. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Eriko Nurvitadhi, David Sheffield, Jaewoong Sim, Asit K. Mishra, Ganesh Venkatesh, Debbie Marr Accelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Hiroki Nakahara, Akira Jinguji, Tomonori Fujii, Simpei Sato An acceleration of a random forest classification using Altera SDK for OpenCL. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Lana Josipovic, Nithin George, Paolo Ienne Enriching C-based High-Level Synthesis with parallel pattern templates. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Otávio Alcântara de Lima Jr., Weslley N. Costa, Virginie Fresse, Frédéric Rousseau A survey of NoC evaluation platforms on FPGAs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Taito Manabe, Yuichiro Shibata, Kiyoshi Oguri FPGA implementation of a real-time super-resolution system using a convolutional neural network. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Nandeesha Veeranna, Benjamin Carrión Schäfer Hardware Trojan avoidance and detection for dynamically re-configurable FPGAs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Deshya Wijesundera, Alok Prakash, Thambipillai Srikanthan Rapid design space exploration for soft core processor customization and selection. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Junying Chen, Shunfeng Zhou, Huaqing Min Implementation of parallel medical ultrasound imaging algorithm on CAPI-enabled FPGA. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Haomiao Wang, Ming Zhang, Thiagaraj Prabu, Oliver Sinnen FPGA-based acceleration of FDAS module using OpenCL. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Denis Matousek, Jan Korenek, Viktor Pus High-speed regular expression matching with pipelined automata. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Sean Fox, Stephen Tridgell, Craig T. Jin, Philip Heng Wai Leong Random projections for scaling machine learning on FPGAs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Martin Krcma, Zdenek Kotásek, Jakub Lojda Implementation of fault tolerant techniques into FPNNs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Yuto Arai, Shin'ichi Wakabayashi, Shinobu Nagayama, Masato Inagi An efficient FPGA implementation of Mahalanobis distance-based outlier detection for streaming data. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Sumedh Guha, Wen Wang 0007, Shafeeq Ibraheem, Mahesh Balakrishnan 0001, Jakub Szefer Design and implementation of open-source SATA III core for Stratix V FPGAs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Jorge Echavarria, Stefan Wildermann, Andreas Becher, Jürgen Teich, Daniel Ziener FAU: Fast and error-optimized approximate adder units on LUT-Based FPGAs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Yonghua Lin FPGA as service in public Cloud: Why and how. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Qi Zhan, Min Gao, Li Jiao, Wei Cao 0002, Xuegong Zhou, Lingli Wang High performance Deformable Part Model accelerator based on FPGA. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Li Ding, Ping Kang, Wenbo Yin, Linli Wang Hardware TCP Offload Engine based on 10-Gbps Ethernet for low-latency network communication. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Qian Zhao 0001, Takuya Nakamichi, Motoki Amagasaki, Masahiro Iida, Morihiro Kuga, Toshinori Sueyoshi hCODE: An open-source platform for FPGA accelerators. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Donald G. Bailey Identification of Trax threats using pattern matching. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Ondrej Cekan, Jakub Podivinsky, Zdenek Kotásek Random stimuli generation based on a stochastic context-free grammar. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Jason Anderson High-level synthesis - the right side of history. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Tian Xia, Jean-Christophe Prévotet, Fabienne Nouvel Hypervisor mechanisms to manage FPGA reconfigurable accelerators. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1David Sidler, Ken Eguro Debugging framework for FPGA-based soft processors. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Quentin Gautier, Alric Althoff, Pingfan Meng, Ryan Kastner Spector: An OpenCL FPGA benchmark suite. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Jakub Podivinsky, Ondrej Cekan, Jakub Lojda, Zdenek Kotásek Functional verification as a tool for monitoring impact of faults in SRAM-based FPGAs. Search on Bibsonomy FPT The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1James Arram, Moritz Pflanzer, Thomas Kaplan, Wayne Luk FPGA acceleration of reference-based compression for genomic data. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Andreas Becher, Daniel Ziener, Klaus Meyer-Wegener, Jürgen Teich A co-design approach for accelerated SQL query processing via FPGA-based data filtering. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Jongsok Choi, Stephen Dean Brown, Jason Helge Anderson Resource and memory management techniques for the high-level synthesis of software threads into parallel FPGA hardware. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Jeffrey Goeders, Steven J. E. Wilton Using Round-Robin Tracepoints to debug multithreaded HLS circuits on FPGAs. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Donald Bailey, Sharmil Randhawa, Jim S. Jimmy Li Advanced Bayer demosaicing on FPGAs. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Jason Motha, Andrew Bainbridge-Smith, Steve Weddell Cryptographic techniques in redundant number systems. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Ana Petkovska, Grace Zgheib, David Novo, Muhsen Owaida, Alan Mishchenko, Paolo Ienne Improved carry chain mapping for the VTR flow. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Jasmina Vasiljevic, Ralph Wittig, Paul Schumacher, Jeff Fifield, Fernando Martinez-Vallina, Henry Styles, Paul Chow OpenCL library of stream memory components targeting FPGAs. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Jianfeng Zhang, Paul Chow, Hengzhu Liu FPGA implementation of low-power and high-PSNR DCT/IDCT architecture based on adaptive recoding CORDIC. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1James Stanley Targett, Xinyu Niu, Francis P. Russell, Wayne Luk, Stephen Jeffress, Peter D. Düben Lower precision for higher accuracy: Precision and resolution exploration for shallow water equations. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Donald G. Bailey Smart camera for Trax playing robot. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Cheng Liu, Ho-Cheung Ng, Hayden Kwok-Hay So QuickDough: A rapid FPGA loop accelerator design framework using soft CGRA overlay. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Haomiao Wang, Oliver Sinnen FPGA based acceleration of FDAS module for Pulsar Search. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Yuki Murakami FPGA implementation of a SIMD-based array processor with torus interconnect. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Bajaj Ronak, Suhaib A. Fahmy Minimizing DSP block usage through multi-pumping. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Mengyuan Gu, Kaiyuan Guo, Wenqiang Wang, Yu Wang 0002, Huazhong Yang An FPGA-based real-time simultaneous localization and mapping system. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Liwei Yang, Swathi T. Gurumani, Deming Chen, Kyle Rupnow Behavioral-level IP integration in high-level synthesis. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Jens Huthmann, Andreas Koch 0001 Optimized high-level synthesis of SMT multi-threaded hardware accelerators. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Ian Graves, Adam M. Procter, William L. Harrison, Gerard Allwein Provably Correct Development of reconfigurable hardware designs via equational reasoning. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Elias Vansteenkiste, Alireza Kaviani, Henri Fraisse Analyzing the divide between FPGA academic and commercial results. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Liwei Yang, Magzhan Ikram, Swathi T. Gurumani, Suhaib A. Fahmy, Deming Chen, Kyle Rupnow JIT trace-based verification for high-level synthesis. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Qing Lu, Chiu-Wing Sham, Francis C. M. Lau 0002 An architecture-algorithm co-design of artificial intelligence for Trax player. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Stephen Tridgell, Duncan J. M. Moss, Nicholas J. Fraser, Philip Heng Wai Leong Braiding: A scheme for resolving hazards in kernel adaptive filters. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Jifang Jin, Jian Yan 0002, Xuegong Zhou, Lingli Wang An adaptive cross-layer fault recovery solution for reconfigurable SoCs. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Akira Kojima An Implementation of Trax player using programmable SoC. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Bony H. K. Chen, Paul Y. S. Cheung, Peter Y. K. Cheung, Yu-Kwong Kwok An efficient architecture for zero overhead data en-/decryption using reconfigurable cryptographic engine. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Faisal Mahmood, Mart Toots, Lars-Goran Ofverstedt, Ulf Skoglund 2D Discrete Fourier Transform with simultaneous edge artifact removal for real-time applications. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Fatemeh Eslami, Steven J. E. Wilton An adaptive virtual overlay for fast trigger insertion for FPGA debug. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Felix Winterstein, Kermin Fleming, Hsin-Jung Yang, John Wickerson, George A. Constantinides Custom-sized caches in application-specific memory hierarchies. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Takumi Fujimori, Tomoya Akabe, Yoshizumi Ito, Kouta Akagi, Shinya Furukawa, Hiroki Shinba, Aoi Tanibata, Minoru Watanabe FPGA Trax Solver based on a neural network design. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Alex Rodionov, Jonathan Rose Automatic FPGA system and interconnect construction with multicast and customizable topology. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Junyi Xie, Xinyu Niu, Andy K. S. Lau, Kevin K. Tsia, Hayden Kwok-Hay So Accelerated cell imaging and classification on FPGAs for quantitative-phase asymmetric-detection time-stretch optical microscopy. Search on Bibsonomy FPT The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #100 of 1044 (100 per page; Change: )
Pages: [1][2][3][4][5][6][7][8][9][10][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license