The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Jens Trommer" ( http://dblp.L3S.de/Authors/Jens_Trommer )

  Author page on DBLP  Author page in RDF  Community of Jens Trommer in ASPL-2

Publication years (Num. hits)
2013-2019 (9)
Publication types (Num. hits)
article(1) inproceedings(8)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
No Growbag Graphs found.

Results
Found 10 publication records. Showing 9 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Shubham Rai, Jens Trommer, Michael Raitza, Thomas Mikolajick, Walter M. Weber, Akash Kumar 0001 Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Sabine Kolodinski, B. Peng, C. Esposito, Y. Zimmermann, Michael Schröter, X. Xu, Paolo Valerio Testa, Corrado Carta, Frank Ellinger, S. Lehmann, M. Drescher, C. Mart, M. Wiatr, Wenke Weinreich, V. Sessi, Jens Trommer, T. Chohan, H. Mulaosmanovic, W. M. Weber, Stefan Slesazeck IPCEI subcontracts contributing to 22-FDX Add-On Functionalities at GF. Search on Bibsonomy ESSDERC The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Evelyn T. Breyer, Halid Mulaosmanovic, Jens Trommer, Thomas Melde, Stefan Dünkel, Martin Trentzsch, Sven Beyer, Thomas Mikolajick, Stefan Slesazeck Ultra-dense co-integration of FeFETs and CMOS logic enabling very-fine grained Logic-in-Memory. Search on Bibsonomy ESSDERC The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Jens Trommer, Maik Simon, Stefan Slesazeck, Walter M. Weber, Thomas Mikolajick Eliminating Charge Sharing in Clocked Logic Gates on the Device Level Employing Transistors with Multiple Independent Inputs. Search on Bibsonomy ESSDERC The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Shubham Rai, Ansh Rupani, Dennis Walter, Michael Raitza, Andre Heinzig, Tim Baldauf, Jens Trommer, Christian Mayr, Walter M. Weber, Akash Kumar 0001 A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs. Search on Bibsonomy DATE The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Michael Raitza, Akash Kumar 0001, Marcus Völp, Dennis Walter, Jens Trommer, Thomas Mikolajick, Walter M. Weber Exploiting transistor-level reconfiguration to optimize combinational circuits. Search on Bibsonomy DATE The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Jens Trommer, Andre Heinzig, Tim Baldauf, Thomas Mikolajick, Walter M. Weber, Michael Raitza, Marcus Völp Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits. Search on Bibsonomy DATE The full citation details ... 2016 DBLP  BibTeX  RDF
1Walter M. Weber, Jens Trommer, Matthias Grube, Andre Heinzig, Markus König, Thomas Mikolajick Reconfigurable silicon nanowire devices and circuits: Opportunities and challenges. Search on Bibsonomy DATE The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
1Walter M. Weber, Jens Trommer, Dominik Martin, Matthias Grube, Andre Heinzig, Thomas Mikolajick Reconfigurable nanowire electronics - Device principles and circuit prospects. Search on Bibsonomy ESSDERC The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #9 of 9 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license