The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Masanori Hashimoto" ( http://dblp.L3S.de/Authors/Masanori_Hashimoto )

  Author page on DBLP  Author page in RDF  Community of Masanori Hashimoto in ASPL-2

Publication years (Num. hits)
1998-2004 (18) 2005 (17) 2006-2007 (19) 2008-2009 (27) 2010 (15) 2011-2012 (19) 2013 (15) 2014-2015 (20) 2016-2018 (29) 2019 (4)
Publication types (Num. hits)
article(75) inproceedings(108)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 25 occurrences of 18 keywords

Results
Found 184 publication records. Showing 183 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Massimo Alioto, Magdy S. Abadir, Tughrul Arslan, Chirn Chye Boon, Andreas Burg, Chip-Hong Chang, Meng-Fan Chang, Yao-Wen Chang, Poki Chen, Pasquale Corsonello, Paolo Crovetti, Shiro Dosho, Rolf Drechsler, Ibrahim Abe M. Elfadel, Ruonan Han 0001, Masanori Hashimoto, Chun-Huat Heng, Deukhyoun Heo, Tsung-Yi Ho, Houman Homayoun, Yuh-Shyan Hwang, Ajay Joshi, Rajiv V. Joshi, Tanay Karnik, Chulwoo Kim, Tae-Hyoung Kim, Jaydeep Kulkarni, Volkan Kursun, Yoonmyung Lee, Hai Helen Li, Huawei Li, Prabhat Mishra, Baker Mohammad, Mehran Mozaffari Kermani, Makoto Nagata, Koji Nii, Partha Pratim Pande, Bipul C. Paul, Vasilis F. Pavlidis, José Pineda de Gyvez, Ioannis Savidis, Patrick Schaumont, Fabio Sebastiano, Anirban Sengupta, Mingoo Seok, Mircea R. Stan, Mark M. Tehranipoor, Aida Todri-Sanial, Marian Verhelst, Valerio Vignoli, Xiaoqing Wen, Jiang Xu 0001, Wei Zhang 0012, Zhengya Zhang, Jun Zhou, Mark Zwolinski, Stacey Weber Editorial TVLSI Positioning - Continuing and Accelerating an Upward Trajectory. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Liao Wang, Masanori Hashimoto Analyzing Impacts of SRAM, FF and Combinational Circuit on Chip-Level Neutron-Induced Soft Error Rate. Search on Bibsonomy IEICE Transactions The full citation details ... 2019 DBLP  BibTeX  RDF
1Wang Liao, Masanori Hashimoto, Seiya Manabe, Yukinobu Watanabe, Shin-ichiro Abe, Keita Nakano, Hayato Takeshita, Motonobu Tampo, Soshi Takeshita, Yasuhiro Miyake Negative and Positive Muon-Induced SEU Cross Sections in 28-nm and 65-nm Planar Bulk CMOS SRAMs. Search on Bibsonomy IRPS The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Pei Hao Chen, Ryo Shirai, Masanori Hashimoto Coverage-scalable instant tabletop positioning system with self-localizable anchor nodes. Search on Bibsonomy IUI Companion The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Hiroyuki Ochi, Kosei Yamaguchi, Tetsuaki Fujimoto, Junshi Hotate, Takashi Kishimoto, Toshiki Higashi, Takashi Imagawa, Ryutaro Doi, Munehiro Tada, Tadahiko Sugibayashi, Wataru Takahashi 0002, Kazutoshi Wakabayashi, Hidetoshi Onodera, Yukio Mitsuyama, Jaehoon Yu, Masanori Hashimoto Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Yutaka Masuda, Takao Onoye, Masanori Hashimoto Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Bing Li 0005, Masanori Hashimoto, Ulf Schlichtmann From Process Variations to Reliability: A Survey of Timing of Digital Circuits in the Nanometer Era. Search on Bibsonomy IPSJ Trans. System LSI Design Methodology The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ryutaro Doi, Masanori Hashimoto, Takao Onoye An analytic evaluation on soft error immunity enhancement due to temporal triplication. Search on Bibsonomy IJES The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Koichi Mitsunari, Jaehoon Yu, Takao Onoye, Masanori Hashimoto Hardware Architecture for High-Speed Object Detection Using Decision Tree Ensemble. Search on Bibsonomy IEICE Transactions The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Hiroki Hihara, Akira Iwasaki, Masanori Hashimoto, Hiroyuki Ochi, Yukio Mitsuyama, Hidetoshi Onodera, Hiroyuki Kanbara, Kazutoshi Wakabayashi, Tadahiko Sugibayashi, Takashi Takenaka, Hiromitsu Hada, Munehiro Tada, Makoto Miyamura, Toshitsugu Sakamoto Sensor Signal Processing Using High-Level Synthesis With a Layered Architecture. Search on Bibsonomy Embedded Systems Letters The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Masanori Hashimoto, Yuki Nakazawa, Ryutaro Doi, Jaehoon Yu Interconnect Delay Analysis for RRAM Crossbar Based FPGA. Search on Bibsonomy ISVLSI The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ryutaro Doi, Masanori Hashimoto SAT Encoding-Based Verification of Sneak Path Problem in Via-Switch FPGA. Search on Bibsonomy ISVLSI The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Takahiro Nakayama, Masanori Hashimoto Hold violation analysis for functional test of ultra-low temperature circuits at room temperature. Search on Bibsonomy VLSI-DAT The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Yutaka Masuda, Masanori Hashimoto MTTF-aware design methodology of error prediction based adaptively voltage-scaled circuits. Search on Bibsonomy ASP-DAC The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Grace Li Zhang, Bing Li 0005, Masanori Hashimoto, Ulf Schlichtmann Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units. Search on Bibsonomy DAC The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ryo Shirai, Tetsuya Hirose, Masanori Hashimoto A Multifunctional Sensor Node Sharing Coils in Wireless Power Supply, Wireless Communication and Distance Sensing Modes. Search on Bibsonomy NEWCAS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ryutaro Doi, Jaehoon Yu, Masanori Hashimoto Sneak path free reconfiguration of via-switch crossbars based FPGA. Search on Bibsonomy ICCAD The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Yutaka Masuda, Jun Nagayama, Hirotaka Takeno, Yoshimasa Ogawa, Yoichi Momiyama, Masanori Hashimoto Comparing voltage adaptation performance between replica and in-situ timing monitors. Search on Bibsonomy ICCAD The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Kuen-Wey Lin, Masanori Hashimoto, Yih-Lang Li Near-future traffic evaluation based navigation for automated driving vehicles considering traffic uncertainties. Search on Bibsonomy ISQED The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Koichi Mitsunari, Jaehoon Yu, Masanori Hashimoto Hardware Architecture for Fast General Object Detection using Aggregated Channel Features. Search on Bibsonomy A-SSCC The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Krishnendu Chakrabarty, Massimo Alioto, Bevan M. Baas, Chirn Chye Boon, Meng-Fan Chang, Naehyuck Chang, Yao-Wen Chang, Chip-Hong Chang, Shih-Chieh Chang, Poki Chen, Masud H. Chowdhury, Pasquale Corsonello, Ibrahim Abe M. Elfadel, Said Hamdioui, Masanori Hashimoto, Tsung-Yi Ho, Houman Homayoun, Yuh-Shyan Hwang, Rajiv V. Joshi, Tanay Karnik, Mehran Mozaffari Kermani, Chulwoo Kim, Tae-Hyoung Kim, Jaydeep P. Kulkarni, Eren Kursun, Erik Larsson, Hai (Helen) Li, Huawei Li, Patrick P. Mercier, Prabhat Mishra, Makoto Nagata, Arun S. Natarajan, Koji Nii, Partha Pratim Pande, Ioannis Savidis, Mingoo Seok, Sheldon X.-D. Tan, Mark Mohammad Tehranipoor, Aida Todri-Sanial, Miroslav N. Velev, Xiaoqing Wen, Jiang Xu 0001, Wei Zhang 0012, Zhengya Zhang, Stacey Weber Jackson Editorial. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Chih-Cheng Hsu, Masanori Hashimoto, Mark Po-Hung Lin Minimizing detection-to-boosting latency toward low-power error-resilient circuits. Search on Bibsonomy Integration The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Yutaka Masuda, Takao Onoye, Masanori Hashimoto Performance Evaluation of Software-Based Error Detection Mechanisms for Supply Noise Induced Timing Errors. Search on Bibsonomy IEICE Transactions The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Ryo Shirai, Jin Kono, Tetsuya Hirose, Masanori Hashimoto Near-field dual-use antenna for magnetic-field based communication and electrical-field based distance sensing in mm3-class sensor node. Search on Bibsonomy ISCAS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Liao Wang, Soichi Hirokawa, Ryo Harada, Masanori Hashimoto Contributions of SRAM, FF and combinational circuit to chip-level neutron-induced soft error rate: - Bulk vs. FD-SOI at 0.5 and 1.0V -. Search on Bibsonomy NEWCAS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Kauzki Hirosue, Shohei Ukawa, Yuichi Itoh, Takao Onoye, Masanori Hashimoto GPGPU-based Highly Parallelized 3D Node Localization for Real-Time 3D Model Reproduction. Search on Bibsonomy IUI The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Masanori Hashimoto, Ryo Shirai, Yuichi Itoh, Tetsuya Hirose Toward real-time 3D modeling system with cubic-millimeters wireless sensor nodes. Search on Bibsonomy ASICON The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Kuen-Wey Lin, Yih-Lang Li, Masanori Hashimoto Near-future traffic evaluation based navigation for automated driving vehicles. Search on Bibsonomy Intelligent Vehicles Symposium The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Ulf Schlichtmann, Masanori Hashimoto, Iris Hui-Ru Jiang, Bing Li 0005 Reliability, adaptability and flexibility in timing: Buy a life insurance for your circuits. Search on Bibsonomy ASP-DAC The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Yutaka Masuda, Masanori Hashimoto, Takao Onoye Critical path isolation for time-to-failure extension and lower voltage operation. Search on Bibsonomy ICCAD The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Yutaka Masuda, Masanori Hashimoto, Takao Onoye Hardware-simulation correlation of timing error detection performance of software-based error detection mechanisms. Search on Bibsonomy IOLTS The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Junshi Hotate, Takashi Kishimoto, Toshiki Higashi, Hiroyuki Ochi, Ryutaro Doi, Munehiro Tada, Tadahiko Sugibayashi, Kazutoshi Wakabayashi, Hidetoshi Onodera, Yukio Mitsuyama, Masanori Hashimoto A highly-dense mixed grained reconfigurable architecture with overlay crossbar interconnect using via-switch. Search on Bibsonomy FPL The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Chih-Cheng Hsu, Mark Po-Hung Lin, Masanori Hashimoto Latch Clustering for Minimizing Detection-to-Boosting Latency Toward Low-Power Resilient Circuits. Search on Bibsonomy SLIP The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Daisuke Fukuda, Kenichi Watanabe, Yuji Kanazawa, Masanori Hashimoto Modeling the Effect of Global Layout Pattern on Wire Width Variation for On-the-Fly Etching Process Modification. Search on Bibsonomy IEICE Transactions The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Shoichi Iizuka, Yuma Higuchi, Masanori Hashimoto, Takao Onoye Device-Parameter Estimation with Sensitivity-Configurable Ring Oscillator. Search on Bibsonomy IEICE Transactions The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Shohei Ukawa, Tatsuya Shinada, Masanori Hashimoto, Yuichi Itoh, Takao Onoye 3D node localization from node-to-node distance information using cross-entropy method. Search on Bibsonomy VR The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Takehiko Amaki, Masanori Hashimoto, Takao Onoye An oscillator-based true random number generator with process and temperature tolerance. Search on Bibsonomy ASP-DAC The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Masanori Hashimoto, Dawood Alnajiar, Hiroaki Konoura, Yukio Mitsuyama, Hajime Shimada, Kazutoshi Kobayashi, Hiroyuki Kanbara, Hiroyuki Ochi, Takashi Imagawa, Kazutoshi Wakabayashi, Takao Onoye, Hidetoshi Onodera Reliability-configurable mixed-grained reconfigurable array compatible with high-level synthesis. Search on Bibsonomy ASP-DAC The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Shoichi Iizuka, Yuma Higuchi, Masanori Hashimoto, Takao Onoye Area efficient device-parameter estimation using sensitivity-configurable ring oscillator. Search on Bibsonomy ASP-DAC The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Taiki Uemura, Masanori Hashimoto Investigation of single event upset and total ionizing dose in FeRAM for medical electronic tag. Search on Bibsonomy IRPS The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Taiki Uemura, Takashi Kato, Hideya Matsuyama, Masanori Hashimoto Soft error immune latch design for 20 nm bulk CMOS. Search on Bibsonomy IRPS The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Taiki Uemura, Takashi Kato, Hideya Matsuyama, Masanori Hashimoto Impact of package on neutron induced single event upset in 20 nm SRAM. Search on Bibsonomy IRPS The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Yutaka Masuda, Masanori Hashimoto, Takao Onoye Performance Evaluation of Software-based Error Detection Mechanisms for Localizing Electrical Timing Failures under Dynamic Supply Noise. Search on Bibsonomy ICCAD The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Miho Ueno, Masanori Hashimoto, Takao Onoye Real-time on-chip supply voltage sensor and its application to trace-based timing error localization. Search on Bibsonomy IOLTS The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Shoichi Iizuka, Yutaka Masuda, Masanori Hashimoto, Takao Onoye Stochastic timing error rate estimation under process and temporal variations. Search on Bibsonomy ITC The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Daisuke Fukuda, Kenichi Watanabe, Naoki Idani, Yuji Kanazawa, Masanori Hashimoto Edge-over-Erosion Error Prediction Method Based on Multi-Level Machine Learning Algorithm. Search on Bibsonomy IEICE Transactions The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
1Hiroaki Konoura, Dawood Alnajiar, Yukio Mitsuyama, Hajime Shimada, Kazutoshi Kobayashi, Hiroyuki Kanbara, Hiroyuki Ochi, Takashi Imagawa, Kazutoshi Wakabayashi, Masanori Hashimoto, Takao Onoye, Hidetoshi Onodera Reliability-Configurable Mixed-Grained Reconfigurable Array Supporting C-Based Design and Its Irradiation Testing. Search on Bibsonomy IEICE Transactions The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
1Ryo Harada, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye SET Pulse-Width Measurement Suppressing Pulse-Width Modulation and Within-Die Process Variation Effects. Search on Bibsonomy IEICE Transactions The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
1Hiroaki Konoura, Toshihiro Kameda, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye NBTI Mitigation Method by Inputting Random Scan-In Vectors in Standby Time. Search on Bibsonomy IEICE Transactions The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
1Takehiko Amaki, Masanori Hashimoto, Takao Onoye A Process and Temperature Tolerant Oscillator-Based True Random Number Generator. Search on Bibsonomy IEICE Transactions The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
1Hiroaki Konoura, Takashi Imagawa, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye Comparative Evaluation of Lifetime Enhancement with Fault Avoidance on Dynamically Reconfigurable Devices. Search on Bibsonomy IEICE Transactions The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
1Masanori Hashimoto Opportunities and Verification Challenges of Run-Time Performance Adaptation. Search on Bibsonomy ATS The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
1Masanori Hashimoto Stochastic verification of run-time performance adaptation with field delay testing. Search on Bibsonomy APCCAS The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
1Takehiko Amaki, Masanori Hashimoto, Yukio Mitsuyama, Takao Onoye A Worst-Case-Aware Design Methodology for Noise-Tolerant Oscillator-Based True Random Number Generator With Stochastic Behavior Modeling. Search on Bibsonomy IEEE Trans. Information Forensics and Security The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Igors Homjakovs, Tetsuya Hirose, Yuji Osaki, Masanori Hashimoto, Takao Onoye A 0.8-V 110-nA CMOS current reference circuit using subthreshold operation. Search on Bibsonomy IEICE Electronic Express The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Dawood Alnajiar, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye PVT-induced timing error detection through replica circuits and time redundancy in reconfigurable devices. Search on Bibsonomy IEICE Electronic Express The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Yasuhiro Ogasahara, Masanori Hashimoto, Toshiki Kanamoto, Takao Onoye Supply Noise Suppression by Triple-Well Structure. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Dawood Alnajiar, Hiroaki Konoura, Younghun Ko, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Kenichi Shinkai, Masanori Hashimoto, Takao Onoye A gate-delay model focusing on current fluctuation over wide range of process-voltage-temperature variations. Search on Bibsonomy Integration The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Igors Homjakovs, Masanori Hashimoto, Tetsuya Hirose, Takao Onoye Signal-Dependent Analog-to-Digital Conversion Based on MINIMAX Sampling. Search on Bibsonomy IEICE Transactions The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Takehiko Amaki, Masanori Hashimoto, Takao Onoye Jitter Amplifier for Oscillator-Based True Random Number Generator. Search on Bibsonomy IEICE Transactions The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Toshihiro Kameda, Hiroaki Konoura, Dawood Alnajiar, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye Field Slack Assessment for Predictive Fault Avoidance on Coarse-Grained Reconfigurable Devices. Search on Bibsonomy IEICE Transactions The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Hiroaki Konoura, Dawood Alnajiar, Yukio Mitsuyama, Hiroyuki Ochi, Takashi Imagawa, Shinichi Noda, Kazutoshi Wakabayashi, Masanori Hashimoto, Takao Onoye Mixed-grained reconfigurable architecture supporting flexible reliability and C-based design. Search on Bibsonomy ReConFig The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Tatsuya Shinada, Masanori Hashimoto, Takao Onoye Proximity distance estimation based on capacitive coupling between 1mm3 sensor nodes. Search on Bibsonomy NEWCAS The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Shoichi Iizuka, Masafumi Mizuno, Dan Kuroda, Masanori Hashimoto, Takao Onoye Stochastic error rate estimation for adaptive speed control with field delay testing. Search on Bibsonomy ICCAD The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Yuma Higuchi, Kenichi Shinkai, Masanori Hashimoto, Rahul M. Rao, Sani R. Nassif Extracting device-parameter variations using a single sensitivity-configurable ring oscillator. Search on Bibsonomy ETS The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Masanori Hashimoto Soft error immunity of subthreshold SRAM. Search on Bibsonomy ASICON The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Miho Ueno, Masanori Hashimoto, Takao Onoye Real-Time Supply Voltage Sensor for Detecting/Debugging Electrical Timing Failures. Search on Bibsonomy IPDPS Workshops The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Hiroshi Fuketa, Masanori Hashimoto, Yukio Mitsuyama, Takao Onoye Adaptive Performance Compensation With In-Situ Timing Error Predictive Sensors for Subthreshold Circuits. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Shuta Kimura, Masanori Hashimoto, Takao Onoye A Body Bias Clustering Method for Low Test-Cost Post-Silicon Tuning. Search on Bibsonomy IEICE Transactions The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Yasumichi Takai, Masanori Hashimoto, Takao Onoye Power Gating Implementation for Supply Noise Mitigation with Body-Tied Triple-Well Structure. Search on Bibsonomy IEICE Transactions The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Takashi Enami, Takashi Sato, Masanori Hashimoto Power Distribution Network Optimization for Timing Improvement with Statistical Noise Model and Timing Analysis. Search on Bibsonomy IEICE Transactions The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Dawood Alnajiar, Masanori Hashimoto, Takao Onoye, Yukio Mitsuyama Static voltage over-scaling and dynamic voltage variation tolerance with replica circuits and time redundancy in reconfigurable devices. Search on Bibsonomy ReConFig The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Igors Homjakovs, Masanori Hashimoto, Takao Onoye, Tetsuya Hirose Signal-dependent analog-to-digital converter based on MINIMAX sampling. Search on Bibsonomy ISOCC The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Shuta Kimura, Masanori Hashimoto, Takao Onoye Body bias clustering for low test-cost post-silicon tuning. Search on Bibsonomy ASP-DAC The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Toshihiro Kameda, Hiroaki Konoura, Dawood Alnajiar, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye A predictive delay fault avoidance scheme for coarse-grained reconfigurable architecture. Search on Bibsonomy FPL The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Hiroshi Fuketa, Dan Kuroda, Masanori Hashimoto, Takao Onoye An Average-Performance-Oriented Subthreshold Processor Self-Timed by Memory Read Completion. Search on Bibsonomy IEEE Trans. on Circuits and Systems The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Takaaki Okumura, Masanori Hashimoto Setup Time, Hold Time and Clock-to-Q Delay Computation under Dynamic Supply Noise. Search on Bibsonomy IEICE Transactions The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Kenichi Shinkai, Masanori Hashimoto, Takao Onoye Extracting Device-Parameter Variations with RO-Based Sensors. Search on Bibsonomy IEICE Transactions The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Hiroaki Konoura, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye Stress Probability Computation for Estimating NBTI-Induced Delay Degradation. Search on Bibsonomy IEICE Transactions The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Toshihiro Kameda, Hiroaki Konoura, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye NBTI Mitigation by Giving Random Scan-in Vectors during Standby Mode. Search on Bibsonomy PATMOS The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Takehiko Amaki, Masanori Hashimoto, Takao Onoye An oscillator-based true random number generator with jitter amplifier. Search on Bibsonomy ISCAS The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Yasumichi Takai, Masanori Hashimoto, Takao Onoye Power gating implementation for noise mitigation with body-tied triple-well structure. Search on Bibsonomy CICC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Kenichi Shinkai, Masanori Hashimoto Device-parameter estimation with on-chip variation sensors considering random variability. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Takehiko Amaki, Masanori Hashimoto, Takao Onoye Jitter amplifier for oscillator-based true random number generator. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Masanori Hashimoto Run-time adaptive performance compensation using on-chip sensors. Search on Bibsonomy ASP-DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Hiroaki Konoura, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye Implications of Reliability Enhancement Achieved by Fault Avoidance on Dynamically Reconfigurable Architectures. Search on Bibsonomy FPL The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Hiroshi Fuketa, Masanori Hashimoto, Yukio Mitsuyama, Takao Onoye Transistor Variability Modeling and its Validation With Ring-Oscillation Frequencies for Body-Biased Subthreshold Circuits. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Takaaki Okumura, Fumihiro Minami, Kenji Shimazaki, Kimihiko Kuwada, Masanori Hashimoto Gate Delay Estimation in STA under Dynamic Power Supply Noise. Search on Bibsonomy IEICE Transactions The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Toshiki Kanamoto, Takaaki Okumura, Katsuhiro Furukawa, Hiroshi Takafuji, Atsushi Kurokawa, Koutaro Hachiya, Tsuyoshi Sakata, Masakazu Tanaka, Hidenari Nakashima, Hiroo Masuda, Takashi Sato, Masanori Hashimoto Impact of Self-Heating in Wire Interconnection on Timing. Search on Bibsonomy IEICE Transactions The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Takashi Enami, Shinyu Ninomiya, Kenichi Shinkai, Shinya Abe, Masanori Hashimoto Statistical Timing Analysis Considering Clock Jitter and Skew due to Power Supply Noise and Process Variation. Search on Bibsonomy IEICE Transactions The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Ryo Harada, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye Measurement Circuits for Acquiring SET Pulse Width Distribution with Sub-FO1-Inverter-Delay Resolution. Search on Bibsonomy IEICE Transactions The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Shinyu Ninomiya, Masanori Hashimoto Accuracy Enhancement of Grid-Based SSTA by Coefficient Interpolation. Search on Bibsonomy IEICE Transactions The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Kenichi Shinkai, Masanori Hashimoto, Takao Onoye Prediction of Self-Heating in Short Intra-Block Wires. Search on Bibsonomy IEICE Transactions The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Zhangcai Huang, Atsushi Kurokawa, Masanori Hashimoto, Takashi Sato, Minglu Jiang, Yasuaki Inoue Modeling the Overshooting Effect for CMOS Inverter Delay Analysis in Nanometer Technologies. Search on Bibsonomy IEEE Trans. on CAD of Integrated Circuits and Systems The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Shinya Abe, Kenichi Shinkai, Masanori Hashimoto, Takao Onoye Clock skew reduction by self-compensating manufacturing variability with on-chip sensors. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2010 DBLP  DOI  BibTeX  RDF on-chip sensors, self-compensation, clock distribution, manufacturing variability
1Takaaki Okumura, Masanori Hashimoto Setup time, hold time and clock-to-Q delay computation under dynamic supply noise. Search on Bibsonomy CICC The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Takaaki Okumura, Fumihiro Minami, Kenji Shimazaki, Kimihiko Kuwada, Masanori Hashimoto Gate delay estimation in STA under dynamic power supply noise. Search on Bibsonomy ASP-DAC The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Hiroshi Fuketa, Masanori Hashimoto, Yukio Mitsuyama, Takao Onoye Adaptive performance control with embedded timing error predictive sensors for subthreshold circuits. Search on Bibsonomy ASP-DAC The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Ryo Harada, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye Measurement circuits for acquiring SET pulsewidth distribution with sub-FO1-inverter-delay resolution. Search on Bibsonomy ISQED The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #100 of 183 (100 per page; Change: )
Pages: [1][2][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license