The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications at "Microprocessors and Microsystems - Embedded Hardware Design"( http://dblp.L3S.de/Venues/Microprocessors_and_Microsystems_-_Embedded_Hardware_Design )

URL (DBLP): http://dblp.uni-trier.de/db/journals/mam

Publication years (Num. hits)
1979 (86) 1980 (62) 1981 (72) 1982 (96) 1983 (75) 1984 (99) 1985 (97) 1986 (97) 1987 (85) 1988 (93) 1989 (95) 1992 (54) 1993 (86) 1994 (78) 1995 (69) 1996 (36) 1997 (61) 1998 (66) 1999 (86) 2000 (43) 2001-2008 (52) 2009 (48) 2010 (28) 2011 (67) 2012 (63) 2013 (106) 2014 (95) 2015 (119) 2016 (165) 2017 (164) 2018 (121) 2019 (40)
Publication types (Num. hits)
article(2604)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
No Growbag Graphs found.

Results
Found 2604 publication records. Showing 2604 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1M. Mohamed Asan Basiri, Sandeep K. Shukla Asynchronous hardware implementations for crypto primitives. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Apostolos P. Fournaris, Charalambos Dimopoulos, Athanassios Moschos, Odysseas G. Koufopavlou Design and leakage assessment of side channel attack resistant binary edwards Elliptic Curve digital signature algorithm architectures. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Jihe Wang, Danghui Wang A smart protocol-level task mapping for energy efficient traffic on network-on-chip. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Julián S. Bruno, Vicenç Almenar, Javier Valls FPGA implementation of a 10 GS/s variable-length FFT for OFDM-based optical communication systems. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Murat Tuna, Murat Alcin, Ismail Koyuncu, Can Bulent Fidan, Ihsan Pehlivan High speed FPGA-based chaotic oscillator design. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Tassadaq Hussain, Saqib Amin, Usman Zabit, Olivier D. Bernal, Thierry Bosch A high performance real-time Interferometry Sensor System Architecture. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Adnan Rauf, Muhammad Adeel Pasha, Shahid Masud Towards design and automation of a scalable split-radix FFT processor for high throughput applications. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Pradeep Kumar Sharma, Santosh Biswas, Pinaki Mitra Energy efficient heuristic application mapping for 2-D mesh-based network-on-chip. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Yonghee Yun, Eun Ju Hwang, Young Hwan Kim Adaptive genetic algorithm for energy-efficient task scheduling on asymmetric multiprocessor system-on-chip. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Ming Ling, Xiaojing Shang, Kecheng Ji, Longxing Shi Fast modeling DRAM access latency based on the LLC memory stride distribution without detailed simulations. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Emad Jacob Maroun, Henrik Enggaard Hansen, Andreas Toftegaard Kristensen, Martin Schoeberl Time-predictable synchronization support with a shared scratchpad memory. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Siyuan Xu, Shuangnan Liu, Yidi Liu, Anushree Mahapatra, Monica Villaverde, Félix Moreno, Benjamin Carrión Schäfer Design space exploration of heterogeneous MPSoCs with variable number of hardware accelerators. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Johan Fjeldtvedt, Milica Orlandic CubeDMA - Optimizing three-dimensional DMA transfers for hyperspectral imaging applications. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Hana Krichene, Mouna Baklouti, Philippe Marquet, Jean-Luc Dekeyser, Mohamed Abid SCAC: Weakly-coupled execution model for massively parallel systems. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Jayaraj U. Kidav, N. M. Sivamangai, M. P. Pillai, S. Raja M Architecture and FPGA prototype of cycle stealing DMA array signal processor for ultrasound sector imaging systems. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Kaliannan Sivanandam, P. Kumar Design and performance analysis of reconfigurable modified Vedic multiplier with 3-1-1-2 compressor. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Habib ul Hasan Khan, Ariel Podlubne, Diana Göhringer Intrusive FPGA-in-the-loop debugging using a rule-based inference system. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Yi-wen Zhang System level fixed priority energy management algorithm for embedded real time application. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Avinash Malik, HeeJong Park, Muhammad Nadeem, Zoran Salcic Memory management of safety-critical hard real-time systems designed in SystemJ. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Yasir Naseer, Dawood Shah, Tariq Shah A novel approach to improve multimedia security utilizing 3D mixed chaotic map. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Gehad I. Alkady, Ramez M. Daoud, Hassanein H. Amer, Malak Y. ElSalamouny, Ihab Adly Failures in fault-tolerant FPGA-based controllers - A case study. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Thomas Hiscock, Olivier Savry, Louis Goubin Lightweight instruction-level encryption for embedded processors using stream ciphers. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Mingyu Wang, Zhaolin Li An area- and energy-efficient hybrid architecture for floating-point FFT computations. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Geethu Sathees Babu, Gopalakrishnan Lakshminarayanan Reconfigurable address generator for multi-standard interleaver. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1S. Navid Shahrouzi, Darshika G. Perera Optimized hardware accelerators for data mining applications on embedded platforms: Case study principal component analysis. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Martín Vazquez, Lucas Leiva, Gustavo Sutter Radix-10 decimal logarithm by direct selection for 6-input LUTs programmable devices. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Joseph Anthony Prathap, T. S. Anandhi A novel parallel duty cycle control algorithm for photovoltaic voltage regulator system using FPGA. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Sonia Mami, Younes Lahbib, Yassine Hachaïchi, Abdelkader Mami XSG-based HLS flow for optimized signal processing designs for FPGAs. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Anirban Chakraborty, Ayan Banerjee Modular and parallel VLSI architecture of multi-dimensional quad-core GA co-processor for real time image/video processing. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Libo Huang, Ya-Shuai Lü, Sheng Ma, Nong Xiao, Zhiying Wang SIMD stealing: Architectural support for efficient data parallel execution on multicores. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Moumita Chakraborty, Debasri Saha, Amlan Chakrabarti, Sayani Bindai A CAD approach for pre-layout optimal PDN design and its post-layout verification. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Kim Bjerge, Hans O. U. Fynbo, Jacob G. Johansen A system on programmable chip design of a digitizer with improved trapezoidal filter validation. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Francisco Nombela, Enrique García, Raúl Mateos, Álvaro Hernández Real-time architecture for channel estimation and equalization in broadband PLC. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Bing Jiang, Meng Chen, Feifan Chen A network interface device for networked control system with time-driven mode. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Hailong Zhang 0001, Yongbin Zhou Template attack vs. stochastic model: An empirical study on the performances of profiling attacks in real scenarios. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Sahar Malmir, Majid Shalchian Design and FPGA implementation of dual-stage lane detection, based on Hough transform and localized stripe features. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Miroslaw Chmiel FPGA-based implementation of bistable function blocks defined in the IEC 61131. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Wei-pei Huang, Bowen P. Y. Kwan, Weiyang Ding, Biao Min, Ray C. C. Cheung, Liqun Qi 0001, Hong Yan 0001 High performance hardware architecture for singular spectrum analysis of Hankel tensors. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Sidartha A. L. Carvalho, Daniel C. Cunha, Abel G. Silva-Filho Autonomous power management in mobile devices using dynamic frequency scaling and reinforcement learning for energy minimization. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Shereen Afifi, Hamid Gholamhosseini, Roopak Sinha A system on chip for melanoma detection using FPGA-based SVM classifier. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Martti Forsell, Jussi Roivainen, Ville Leppänen, Jesper Larsson Träff Supporting concurrent memory access in TCF processor architectures. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Lampros Pyrgas, Paris Kitsos, Athanassios Skodras Compact FPGA architectures for the two-band fast discrete Hartley transform. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Mehdi Roozmeh, Luciano Lavagno Design space exploration of multi-core RTL via high level synthesis from OpenCL models. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Pedro Henrique Exenberger Becker, Anderson Luiz Sartor, Marcelo Brandalero, Antonio Carlos Schneider Beck BRAM-based function reuse for multi-core architectures in FPGAs. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Jesús Elías Miranda-Vega, Wendy Flores-Fuentes, Oleg Sergiyenko, Moises Rivas-López, Lars Lindner, Julio C. Rodríguez-Quiñonez, Daniel Hernández-Balbuena Optical cyber-physical system embedded on an FPGA for 3D measurement in structural health monitoring tasks. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Luca Pezzarossa, Andreas Toftegaard Kristensen, Martin Schoeberl, Jens Sparsø Using dynamic partial reconfiguration of FPGAs in real-Time systems. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Alistair A. McEwan, Muhammed Ziya Komsul Age Aware Pre-emptive Garbage Collection for SSD RAID. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Thorbjörn Posewsky, Daniel Ziener Throughput optimizations for FPGA-based deep neural network inference. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Mariem Makni, Smaïl Niar, Mouna Baklouti, Mohamed Abid HAPE: A high-level area-power estimation framework for FPGA-based accelerators. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Firdous Ahmad An optimal design of QCA based 2n: 1/1: 2n multiplexer/demultiplexer and its efficient digital logic realization. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Manolis Katevenis, Roberto Ammendola, Andrea Biagioni, Paolo Cretaro, Ottorino Frezza, Francesca Lo Cicero, Alessandro Lonardo, Michele Martinelli, Pier Stanislao Paolucci, Elena Pastorelli, Francesco Simula, Piero Vicini, Giuliano Taffoni, Jose Antonio Pascual, Javier Navaridas, Mikel Luján, John Goodacre, Bernd Lietzow, Martin L. Kersten Next generation of Exascale-class systems: ExaNeSt project and the status of its interconnect and storage development. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Debao Wei, Libao Deng, Mengqi Hao, Liyan Qiao, Xiyuan Peng A joint-LDPC decoding scheme based on retention error characteristics for MLC NAND flash memory. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Dinesh Kumar, Manoj Kumar 0005 Comparative analysis of adiabatic logic challenges for low power CMOS circuit designs. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Rodrigo C. Surita, Mario L. Côrtes, Diego F. Aranha, Guido Araujo CRPUF: A modeling-resistant delay PUF based on cylindrical reconvergence. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Macarena C. Martínez-Rodríguez, Piedad Brox, Iluminada Baturone A comparative analysis of VLSI trusted virtual sensors. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Siva Janakiraman, Karuppusamy Thenmozhi, John Bosco Balaguru Rayappan, Rengarajan Amirtharajan Lightweight chaotic image encryption algorithm for real-time embedded system: Implementation and analysis on 32-bit microcontroller. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Anna Bernasconi 0001, Valentina Ciriani, Luca Frontini, Gabriella Trucco Composition of switching lattices for regular and for decomposed functions. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Najmeh Farajipour Ghohroud, Shaahin Hessabi Behavioral-level hardware trust: Analysis and enhancement. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Oana Boncalo, Gyorgy Kolumban-Antal, David Declercq, Valentin Savin Code-design for efficient pipelined layered LDPC decoders with bank memory organization. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Safiullah Khan, Khalid Javeed, Yasir Ali Shah High-speed FPGA implementation of full-word Montgomery multiplier for ECC applications. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Chidhambaranathan Rajamanikkam, Kurt Brenning, Andrew Deakin, Sanghamitra Roy, Koushik Chakraborty TASPDetect: Reviving Trust in 3PIP By Detecting TASP Trojans. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Nehru Kandasamy, Firdous Ahmad, Shashikanth Reddy, Ramesh Babu M, Nagarjuna Telagam, Somanaidu Utlapalli Performance evolution of 4-b bit MAC unit using hybrid GDI and transmission gate based adder and multiplier circuits in 180 and 90 nm technology. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Claudio Copello, Ning Weng Adaptive scheduling to enhance data security and energy efficiency on energy harvesting platform. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ali Shahidinejad, Saeed Fathi Wireless-assisted multiple network on chip using microring resonators. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Tuan Nguyen Gia, Victor Kathan Sarker, Igor Tcarenko, Amir M. Rahmani, Tomi Westerlund, Pasi Liljeberg, Hannu Tenhunen Energy efficient wearable sensor node for IoT-based fall detection systems. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Hendrik Wöhrle, Frank Kirchner CAEMO - A Flexible and scalable high performance matrix algebra coprocessor for embedded reconfigurable computing systems. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Robért Glein, Florian Rittner, Albert Heuberger Adaptive single-event effect mitigation for dependable processing systems based on FPGAs. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Abhishek N. Tripathi, Arvind Rajawat Fast and efficient power estimation model for FPGA based designs. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Nedjeljko Lekic, Nikola Zaric, Irena Orovic, Srdjan Stankovic Adaptive gradient-based analog hardware architecture for 2D under-sampled signals reconstruction. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Madhava Krishnan Ramanathan, Wei-Ming Lin A controlled fetching technique for effective management of shared resources in SMT processors. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Anees Mohammed, Sinisa Djurovic A study of distributed embedded thermal monitoring in electric coils based on FBG sensor multiplexing. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1M. Vinodhini, N. S. Murty Reliable low power NoC interconnect. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Isidora Stankovic, Milos Dakovic, Cornel Ioana Decomposition and analysis of signals sparse in the dual polynomial Fourier transform. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1José Flich, Giovanni Agosta, Philipp Ampletzer, David Atienza Alonso, Carlo Brandolese, Etienne Cappe, Alessandro Cilardo, Leon Dragic, Alexandre Dray, Alen Duspara, William Fornaciari, Edoardo Fusella, Mirko Gagliardi, Gerald Guillaume, Daniel Hofman, Ynse Hoornenborg, Arman Iranfar, Mario Kovac, Davide Zoni Exploring manycore architectures for next-generation HPC systems through the MANGO approach. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Bi-ying Zhang, Zhongchuan Fu, Hongsong Chen, Gang Cui TCSTM: A task-characteristic-considered steady-state thermal model of multicore processors. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Florian Neugebauer, Ilia Polian, John P. Hayes S-box-based random number generation for stochastic computing. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Goran Savic, Milan Prokin, Vladimir Rajovic, Dragana Prokin Efficient one-dimensional forward and inverse discrete wavelet transformers. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Z. Beiki, Z. Zare Dorabi, Ali Jahanian 0001 Real parallel and constant delay logic circuit design methodology based on the DNA model-of-computation. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Hamed Norouzi, Mostafa E. Salehi Evolutionary design for energy-efficient approximate digital circuits. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Asma Benmessaoud Gabis, Pierre Bomel, Marc Sevaux Application-aware Multi-Objective Routing based on Genetic Algorithm for 2D Network-on-Chip. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Anna Bernasconi 0001, Valentina Ciriani, Luca Frontini, Valentino Liberali, Gabriella Trucco, Tiziano Villa Enhancing logic synthesis of switching lattices by generalized Shannon decomposition methods. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Zhijian Chen, Huanzhang Xu, Jiahui Luo, Tao-Tao Zhu, Jianyi Meng Low-power perceptron model based ECG processor for premature ventricular contraction detection. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Gaurav Purohit, Kota Solomon Raju, Vinod Kumar Chaubey Transition sequence based Walsh Encoder: A novel power efficient architecture. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Fayçal Ait Aoudia, Matthieu Gautier, Michele Magno, Mickaël Le Gentil, Olivier Berder, Luca Benini Long-short range communication network leveraging LoRa™ and wake-up receiver. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Mohammad Reza Asadi Kouhanjani, Amir Hossein Jahangir Improving hardware Trojan detection using scan chain based ring oscillators. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Robert Hulle, Petr Fiser, Jan Schmidt ZATPG: SAT-based test patterns generator with zero-aliasing in temporal compaction. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Nazma Nausheen, Ayan Seal, Pritee Khanna, Santanu Halder A FPGA based implementation of Sobel edge detection. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Anissa Sghaier, Zeghid Medien, Loubna Ghammam, Sylvain Duquesne, Mohsen Machhout, Hassan Yousif Ahmed High speed and efficient area optimal ate pairing processor implementation over BN and BLS12 curves on FPGA. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ngoc-Hung Nguyen, Sheraz Ali Khan, Cheol-Hong Kim, Jong-Myon Kim A high-performance, resource-efficient, reconfigurable parallel-pipelined FFT processor for FPGA platforms. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ivan Stoychev, Philipp Wehner, Jens Rettkowski, Tobias Kalb, Patrick Wichert, Diana Göhringer, Jürgen Oehm Sensor data fusion in the context of electric vehicles charging stations using a Network-on-Chip. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Emanuele Torti, Alessandro Fontanella, Giordana Florimbi, Francesco Leporati, Himar Fabelo, Samuel Ortega, Gustavo Marrero Callicó Acceleration of brain cancer detection algorithms during surgery procedures using GPUs. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Hossein Amiri, Asadollah Shahbahrami, Angela Pohl, Ben H. H. Juurlink Performance evaluation of implicit and explicit SIMDization. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Shiju Padmanabhan Puthenpurayil, Indrajit Chakrabarti, Rishi Virdi, Snehal Wasnik VLSI architecture for fixed mesh based deformable motion estimation using ARPS algorithm. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Jens Sparsø Selected papers from the 2nd IEEEE Nordic Circuits and Systems Conference (NorCAS), 2016. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Louis van Harten, Mahsa Mousavi, Roel Jordans, Hamid Reza Pourshaghaghi Determining the necessity of fault tolerance techniques in FPGA devices for space missions. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Karyofyllis Patsidis, Dimitris Konstantinou, Chrysostomos Nicopoulos, Giorgos Dimitrakopoulos A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Lang Li, Botao Liu, Yimeng Zhou, Yi Zou SFN: A new lightweight block cipher. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1K. C. Cinnati Loi, Seok-Bum Ko Flexible elliptic curve cryptography coprocessor using scalable finite field arithmetic blocks on FPGAs. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Sauvagya Ranjan Sahoo, Sudeendra Kumar K, Kamalakanta Mahapatra A novel configurable ring oscillator PUF with improved reliability using reduced supply voltage. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Mohammad Hossein Sargolzaei, Siamak Mohammadi Energy efficient configuration unification and compression for CGRAs. Search on Bibsonomy Microprocessors and Microsystems - Embedded Hardware Design The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #100 of 2604 (100 per page; Change: )
Pages: [1][2][3][4][5][6][7][8][9][10][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license