The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications at "PATMOS"( http://dblp.L3S.de/Venues/PATMOS )

URL (DBLP): http://dblp.uni-trier.de/db/conf/patmos

Publication years (Num. hits)
2000 (35) 2002 (50) 2003 (69) 2004 (93) 2005 (83) 2006 (71) 2007 (61) 2008 (48) 2009 (41) 2010 (33) 2011 (36) 2012 (25) 2013 (44) 2014 (44) 2015 (27) 2016 (48) 2017 (49) 2018 (41)
Publication types (Num. hits)
inproceedings(880) proceedings(18)
Venues (Conferences, Journals, ...)
PATMOS(898)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 84 occurrences of 72 keywords

Results
Found 898 publication records. Showing 898 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Moisés Herrera, Tingyu Wang, Peter A. Beerel Blade-OC Asynchronous Resilient Template ‡ This research has been supported in part by NSF Grant #1619415. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ali Aalsaud, Haider Alrudainy, Rishad A. Shafik, Fei Xia, Alex Yakovlev MEMS-Based Runtime Idle Energy Minimization for Bursty Workloads in Heterogeneous Many-Core Systems. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Lennart Bamberg, Alberto García Ortiz Exploiting Temporal Misalignment to Optimize the Interconnect Performance for 3D Integration. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Konstantinos Oikonomou, Orestis Theodorakopoulos, Georgios Keramidas, Georgios Theodoridis Backlight Compensation Algorithms to Improve Power Consumption in LED- LCD Displays. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1A. K. M. Mahfuzul Islam, Hidetoshi Onodera Worst-Case Performance Analysis Under Random Telegraph Noise Induced Threshold Voltage Variability. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Lembit Jurimagi, Raimund Ubar, Maksim Jenihhin, Jaan Raik, Sergei Devadze, Sergei Kostin Hierarchical Timing-Critical Paths Analysis in Sequential Circuits. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Thomas Vandenabeele, Roel Uytterhoeven, Wim Dehaene, Nele Mentens A Systematic Performance Comparison of Ultra Low-Power AES S-Boxes. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Nikolaos Georgoulopoulos, Ioannis Giannou, Alkiviadis A. Hatzopoulos UVM-Based Verification of a Mixed-Signal Design Using SystemVerilog. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Sachin Maheshwari, Vivian A. Bartlett, Izzet Kale VHDL-Based Modelling Approach for the Digital Simulation of 4-Phase Adiabatic Logic Design. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Guillaume Patrigeon, Pascal Benoit, Lionel Torres FPGA-Based Platform for Fast Accurate Evaluation of Ultra Low Power SoC. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ibrahim A. Bello, Basel Halak, Mohammed El-Hajjar, Mark Zwolinski Hardware Implementation of a Low-Power K-Best MIMO Detector Based on a Hybrid Merge Network. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Hongjie Xu, Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera Maximizing Energy Efficiency of on-Chip Caches Exploiting Hybrid Memory Structure. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Erica Terra-Sanchez, Antonio J. Acosta Effect of Temperature Variation in Experimental DPA and DEMA Attacks. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Johannes Knödtel, Wolffhardt Schwabe, Tobias Lieske, Marc Reichenbach, Dietmar Fey A Novel Methodology for Evaluating the Energy Consumption of IP Blocks in System-Level Designs. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Amal Ben Ameur, Michel Auguin, François Verdier, Valerio Frascolla Mobile Terminals System-Level Memory Exploratio for Power and Performance Optimization. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Lennart Bamberg, Jan Moritz Joseph, Robert Schmidt, Thilo Pionteck, Alberto García Ortiz Coding-aware Link Energy Estimation for 2D and 3D Networks-on-Chip with Virtual Channels. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Erik S. Skibinsky-Gitlin, Miquel L. Alomar, Eugeni Isern, Miquel Roca, Vincent Canals, Josep L. Rosselló Reservoir Computing Hardware for Time Series Forecasting. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Monir Zaman, Mustafa M. Shihab, Ayse Kivilcim Coskun, Yiorgos Makris Towards a Cross-Layer Framework for Accurate Power Modeling of Microprocessor Designs. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Vassilis Paliouras, Konstantina Karagianni, Yann Oster Quantitative Evaluation of Certain SET Mitigation Techniques for Multiply-Accumulate Circuits and State Machines. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1P. Anagnostou, Andres Gomez, Pascal A. Hager, Hamed Fatemi, José Pineda de Gyvez, Lothar Thiele, Luca Benini Torpor: A Power-Aware HW Scheduler for Energy Harvesting IoT SoCs. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Roberto Blanco, Pedro Malagón, Juan J. Cilla, José Manuel Moya Multiclass Network Attack Classifier Using CNN Tuned with Genetic Algorithms. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Guillem Martinez de Arriba, Ertugrul Coskuner, Joan J. Garcia-Garcia Enhanced RF Harvesting System by the Utilization of Resonant Cavities. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ali Aalsaud, Ashur Rafiev, Fei Xia, Rishad A. Shafik, Alex Yakovlev Model-Free Runtime Management of Concurrent Workloads for Energy-Efficient Many-Core Heterogeneous Systems. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Remi Dekimpe, Pengcheng Xu, Maxime Schramme, Denis Flandre, David Bol A Battery-Less BLE IoT Motion Detector Supplied by 2.45-GHz Wireless Power Transfer. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Andres Amaya, Luis E. Rueda G., Elkim Roa A Multi-Level Power-on Reset for Fine-Grained Power Management. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1 28th International Symposium on Power and Timing Modeling, Optimization and Simulation, PATMOS 2018, Platja d'Aro, Spain, July 2-4, 2018 Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  BibTeX  RDF
1Himadri Singh Raghav, Vivian A. Bartlett, Izzet Kale Symmetric Power Analysis Attack Resilient Adiabatic Logic for Smartcard Applications. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Thomas Goldbrunner, Thomas Wild, Andreas Herkersdorf Memory Access Pattern Profiling for Streaming Applications Based on MATLAB Models. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Hernan Aparicio, Pablo Ituero A 40nm Critical Path Monitor for the Detection of Setup and Hold Time Violations. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Enrique Barajas, Xavier Aragonès, Diego Mateo, Francesc Moll, Antonio Rubio, Javier Martín-Martínez, Rosana Rodríguez, Marc Porti, Montserrat Nafría, Rafael Castro-López, Elisenda Roca, Francisco V. Fernández Analysis of Body Bias and RTN-Induced Frequency Shift of Low Voltage Ring Oscillators in FDSOI Technology. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Julian Caba, Fernando Rincón, Julio Dondo, Jesús Barba, Manuel J. Abaldea, Juan Carlos López Testing Framework for in-Hardware Verification of the Hardware Modules Generated Using HLS. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Filip Segmanovic, Frederic Roger, Gerald Meinhard, Ingrid Jonak-Auer, Tomislav Suligoj Optical and Electrical Simulations of Radiation-Hard Photodiode in 0.35μM High-Voltage CMOS Technology. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Asghar Bahramali, Marisa López-Vallejo A Temperature Variation Tolerant CMOS-Only Voltage Reference for RFID Applications. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Yi Zhao, Cong Hao, Takeshi Yoshimura TSV Assignment of Thermal and Wirelength Optimization for 3D-IC Routing. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Sotirios K. Goudos, Nikolaos Karagiorgos, Maria Ntogramatzi, Ioannis Messaris, Spyridon Nikolaidis Evaluation of an Artificial Neural Network Approach for Timing Modeling of CMOS Gates. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ruzica Jevtic, Marko Ylitolva, Lauri Koskinen Reconfigurable Switched Capacitor DC-DC Converter for Improved Security in IoT Devices. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Rida Kheirallah, Jean Marc Gallière, Nadine Azémard, Gilles R. Ducharme Combined Analysis of Supply Voltage and Body-Bias Voltage for Energy Management. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1David Buffeteau, Dominique Morche, Jose-Luis Gonzalez Jimenez VCO Verilog AMS Model for Fast Simulation in VCO-Based ADC. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Roberto Sierra, Carlos Carreras, Gabriel Caffarena Automated Timing Characterization of High-Performance Macroblocks for Latency Insensitive FPGA Designs. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Mohd Syafiq Mispan, Shengyu Duan, Basel Halak, Mark Zwolinski A Reliable PUF in a Dual Function SRAM. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1M. Pilar Garde, Antonio J. López-Martín, Daniel Orradre, Jaime Ramírez-Angulo Ultra-Low Power Subthreshold Quasi Floating Gate CMOS Logic Family for Energy Harvesting. Search on Bibsonomy PATMOS The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Thanasin Bunnam, Ahmed Soltan, Danil Sokolov, Alex Yakovlev Pulse controlled memristor-based delay element. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Esteve Amat, Antonio Calomarde, Ramon Canal, Antonio Rubio Suitability of FinFET introduction into eDRAM cells for operate at sub-threshold level. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Panagiotis N. Smyrlis, Dimosthenis C. Tsouros, Minas Dasygenis Parallelization and energy evaluation of interframe compression technique for video images - QSDPCM. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Pasquale Davide Schiavone, Francesco Conti 0001, Davide Rossi, Michael Gautschi, Antonio Pullini, Eric Flamand, Luca Benini Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Alfio Di Mauro, Davide Rossi, Antonio Pullini, Philippe Flatresse, Luca Benini Temperature and process-aware performance monitoring and compensation for an ULP multi-core cluster in 28nm UTBB FD-SOI technology. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Daniele Jahier Pagliari, Enrico Macii, Massimo Poncino Optimal content-dependent dynamic brightness scaling for OLED displays. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Georgios Ioannis Paliaroutis, Pelopidas Tsoumanis, Nestor E. Evmorfopoulos, George Dimitriou, Georgios I. Stamoulis Placement-based SER estimation in the presence of multiple faults in combinational logic. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Lei Li, Michael Gautschi, Luca Benini Approximate DIV and SQRT instructions for the RISC-V ISA: An efficiency vs. accuracy analysis. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Haotian Zhu, Jianping Hu, Huishan Yang, Yang Xiong, Tingfeng Yang A topology optimization method for low-power logic circuits with dual-threshold independent-gate FinFETs. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Nicolo Zagni, Francesco Maria Puglisi, Giovanni Verzellesi, Paolo Pavan Variability and sensitivity to process parameters variations in InGaAs dual-gate ultra-thin body MOSFETs: A scaling perspective. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Antonio Pullini, Davide Rossi, Germain Haugou, Luca Benini μDMA: An autonomous I/O subsystem for IoT end-nodes. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Basireddy Karunakar Reddy, Matthew J. Walker, Domenico Balsamo, Stephan Diestelhorst, Bashir M. Al-Hashimi, Geoff V. Merrett Empirical CPU power modelling and estimation in the gem5 simulator. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Moritz Weisbrich, Guillermo Payá Vayá, Lukas Gerlach, Holger Blume, Ardalan Najafi, Alberto García Ortiz FLINT+: A runtime-configurable emulation-based stochastic timing analysis framework. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Yunpeng Cai, Anand Savanth, Pranay Prabhat, James Myers, Alex S. Weddell, Tom J. Kazmierski Evaluation and analysis of single-phase clock flip-flops for NTV applications. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Michail Noltsis, Eleni Maragkoudaki, Dimitrios Rodopoulos, Francky Catthoor, Dimitrios Soudris Failure probability of a FinFET-based SRAM cell utilizing the most probable failure point. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Evangelos Vasilakis, Ioannis Sourdis, Vassilis Papaefstathiou, Antonis Psathakis, Manolis G. H. Katevenis Modeling energy-performance tradeoffs in ARM big.LITTLE architectures. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Sunil Malipatlolla, Ahmet Unutulmaz, Domenik Helms, Wolfgang Nebel User dependent aging prediction model for automotive controllers with power electronics. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Carol de Benito, Mohamed Moner Al Chawa, Josep L. Rosselló, Miquel Roca, Rodrigo Picos, Ioannis Messaris, Spiridon Nikolaidis An analytical delay model for ReRAM memory cells. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Khaled Al-Maaitah, Ghaith Tarawneh, Ahmed Soltan, Issa Qiqieh, Alex Yakovlev Approximate adder segmentation technique and significance-driven error correction. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Jingjing Guo, Min Wang, Jizhe Zhu, Xinning Liu, Jun Yang Analytical hold timing fixing for sub-threshold circuit based on its lognormal distribution. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Thomas Mesquida, Alexandre Valentian, David Bol, Edith Beigné Architecture exploration of a fixed point computation unit using precise timing spiking neurons. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Frederic Roger, Anderson Pires Singulani, Jong Mun Park Optical sensor process variability in a 0.18 μm high voltage CMOS technology. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Dominik Macko Rapid power-management exploration using post-processing of the system-level simulation results. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1S. Savva Fault-tolerant routing methodology for Networks-on-Chip. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Yuxin Qian, Cong Hao, Takeshi Yoshimura 3D-IC signal TSV assignment for thermal and wirelength optimization. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Erwan Moreac, Johann Laurent, Pierre Bomel, André Rossi, Emmanuel Boutillon, Maurizio Palesi Energy aware Networks-on-Chip cortex inspired communication. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Nikolaos Kefalas, George Theodoridis High-throughput FPGA implementation of the CCSDS 122.0-B-1 compression standard. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Daniel Wust, Mehrdad Biglari, Johannes Knödtel, Marc Reichenbach, Christopher Söll, Dietmar Fey Prototyping memristors in digital system with an FPGA-based testing environment. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Islam A. K. M. Mahfuzul, Hidetoshi Onodera Effect of supply voltage on random telegraph noise of transistors under switching condition. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Adrian Wheeldon, Jordan Morris, Danil Sokolov, Alex Yakovlev Power proportional adder design for Internet of Things in a 65 nm process. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Stephan Menzel, Rainer Waser, Anne Siemon, C. La Torre, M. Schulten, Alon Ascoli, Ronald Tetzlaff On the origin of the fading memory effect in ReRAMs. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Leonidas Katselas, Hailong Jiao, Angelos Athanasiadis, Christos Papameletis, Alkis A. Hatzopoulos, Erik Jan Marinissen Embedded toggle generator to control the switching activity during test of digital 2D-SoCs and 3D-SICs. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Lennart Bamberg, Amir Najafi, Alberto García Ortiz Edge effect aware crosstalk avoidance technique for 3D integration. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Md Shahidul Alam, Alberto García Ortiz An FPGA-based thermal emulation framework for multicore systems. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Dimosthenis Masouros, Ioannis Bakolas, Vasileios Tsoutsouras, Kostas Siozios, Dimitrios Soudris From edge to cloud: Design and implementation of a healthcare Internet of Things infrastructure. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Rafailia-Eleni Karamani, Vasileios G. Ntinas, Ioannis Vourkas, Georgios Ch. Sirakoulis 1-D memristor-based cellular automaton for pseudo-random number generation. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Ardalan Najafi, Moritz Weisbrich, Guillermo Payá Vayá, Alberto García Ortiz A fair comparison of adders in stochastic regime. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Konstantinos Tatas, S. Savva, Costas Kyriacou 3DBUFFBLESS: A novel buffered-bufferless hybrid router for 3D Networks-on-Chip. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1John Reuben, Rotem Ben Hur, Nimrod Wald, Nishil Talati, Ameer Haj Ali, Pierre-Emmanuel Gaillardon, Shahar Kvatinsky Memristive logic: A framework for evaluation and comparison. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Milan Babic, Milos Krstic A substrate noise reduction methodology based on power domain separation of GALS subcomponents. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Nils Koppaetzky, Malte Metzdorf, Reef Eilers, Domenik Helms, Wolfgang Nebel Timing modeling at RT-level by separation of design- and stress related aging impacts. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Dalibor Biolek, Zdenek Biolek, Viera Biolková Memristive two-ports. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1 27th International Symposium on Power and Timing Modeling, Optimization and Simulation, PATMOS 2017, Thessaloniki, Greece, September 25-27, 2017 Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  BibTeX  RDF
1Himadri Singh Raghav, Vivian A. Bartlett, Izzet Kale Robustness of power analysis attack resilient adiabatic logic: WCS-QuAL under PVT variations. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Lotta Romhildt, Felix Zorgiebel, Bergoi Ibarlucea, Maryam Vahdatzadeh, Larysa Baraban, Gianaurelio Cuniberti, Sebastian Pregl, Walter M. Weber, Thomas Mikolajick, Jörg Opitz Human α-thrombin detection platform using aptamers on a silicon nanowire field-effect transistor. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Xiaohan Yang, Adedotun Adeyemo, Anu Bala, Abusaleh M. Jabir Parasitic effects on memristive logic architecture. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Ayrat Galisultanov, Yann Perrin, Hatem Samaali, Louis Hutin, Hervé Fanet, Philippe Basset, Gaël Pillonnet Capacitive adiabatic logic based on gap-closing MEMS devices. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Steve Ngueya W., Julien Mellier, Stephane Ricard, Jean Michel Portal, Hassen Aziza High voltage recycling scheme to improve power consumption of regulated charge pumps. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Stylianos-Georgios Papadopoulos, Vasileios Gerakis, Yiorgos Tsiatouhas, Alkis A. Hatzopoulos Oscillation-based technique for post-bond parallel testing and diagnosis of multiple TSVs. Search on Bibsonomy PATMOS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Ioannis S. Stamelakos, Sotirios Xydis, Gianluca Palermo, Cristina Silvano Throughput balancing for energy efficient near-threshold manycores. Search on Bibsonomy PATMOS The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Francisco Veirano, Lirida A. B. Naviner, Fernando Silveira Pushing minimum energy limits by optimal asymmetrical back plane biasing in 28 nm UTBB FD-SOI. Search on Bibsonomy PATMOS The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Philippe Dollfus, V. Hung Nguyen, V. Truong Tran, M. Chung Nguyen, Arnaud Bournel, Jerome Saint-Martin Thermoelectric effects in graphene and graphene-based nanostructures using atomistic simulation. Search on Bibsonomy PATMOS The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Roman Kaplan, Leonid Yavits, Amir Morad, Ran Ginosar Deduplication in resistive content addressable memory based solid state drive. Search on Bibsonomy PATMOS The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Alireza Rohani, Hassan Ebrahimi, Hans G. Kerkhoff A software framework to calculate local temperatures in CMOS processors. Search on Bibsonomy PATMOS The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Thiago Ferreira de Paiva Leite, Rodrigo Possamai Bastos, Rodrigo Iga Jadue, Laurent Fesquet Comparison of low-voltage scaling in synchronous and asynchronous FD-SOI circuits. Search on Bibsonomy PATMOS The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Mohammad Saber Golanbari, Saman Kiamehr, Mehdi Baradaran Tahoori Hold-time violation analysis and fixing in near-threshold region. Search on Bibsonomy PATMOS The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Luca Larcher, Francesco Maria Puglisi, Andrea Padovani, Luca Vandelli, Paolo Pavan Multiscale modeling of electron-ion interactions for engineering novel electronic devices and materials. Search on Bibsonomy PATMOS The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera Fully digital on-chip memory using minimum height standard cells for near-threshold voltage computing. Search on Bibsonomy PATMOS The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Stephanie O. Ames, Vinicius Zanandrea, Ingrid F. V. Oliveira, Samuel P. Toledo, Cristina Meinhardt Investigating PVT variability effects on full adders. Search on Bibsonomy PATMOS The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #100 of 898 (100 per page; Change: )
Pages: [1][2][3][4][5][6][7][8][9][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license