The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Philip Colangelo" ( http://dblp.L3S.de/Authors/Philip_Colangelo )

  Author page on DBLP  Author page in RDF  Community of Philip Colangelo in ASPL-2

Publication years (Num. hits)
2015 (2) 2016 (1) 2017 (2) 2018 (5) 2019 (1)
Publication types (Num. hits)
article(3) inproceedings(8)
Venues (Conferences, Journals, ...)
CoRR(3) FCCM(2) FPGA(2) HPEC(2) FPL(1) PATMOS(1)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
No Growbag Graphs found.

Results
Found 12 publication records. Showing 11 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Philip Colangelo, Oren Segal, Alexander Speicher, Martin Margala Evolutionary Cell Aided Design for Neural Network Architectures. Search on Bibsonomy CoRR The full citation details ... 2019 DBLP  BibTeX  RDF
1Philip Colangelo, Nasibeh Nasiri, Asit K. Mishra, Eriko Nurvitadhi, Martin Margala, Kevin Nealis Exploration of Low Numeric Precision Deep Learning Inference Using Intel FPGAs. Search on Bibsonomy CoRR The full citation details ... 2018 DBLP  BibTeX  RDF
1Eriko Nurvitadhi, Jeffrey J. Cook, Asit K. Mishra, Debbie Marr, Kevin Nealis, Philip Colangelo, Andrew C. Ling, Davor Capalija, Utku Aydonat, Sergey Shumarayev, Aravind Dasu In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC(Abstract Only). Search on Bibsonomy FPGA The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Philip Colangelo, Nasibeh Nasiri, Eriko Nurvitadhi, Asit K. Mishra, Martin Margala, Kevin Nealis Exploration of Low Numeric Precision Deep Learning Inference Using Intel® FPGAs: (Abstract Only). Search on Bibsonomy FPGA The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Eriko Nurvitadhi, Jeffrey J. Cook, Asit K. Mishra, Debbie Marr, Kevin Nealis, Philip Colangelo, Andrew C. Ling, Davor Capalija, Utku Aydonat, Aravind Dasu, Sergey Shumarayev In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC. Search on Bibsonomy FPL The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Philip Colangelo, Nasibeh Nasiri, Eriko Nurvitadhi, Asit K. Mishra, Martin Margala, Kevin Nealis Exploration of Low Numeric Precision Deep Learning Inference Using Intel® FPGAs. Search on Bibsonomy FCCM The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Philip Colangelo, Randy Huang, Enno Lübbers, Martin Margala, Kevin Nealis Fine-Grained Acceleration of Binary Neural Networks Using Intel® Xeon® Processor with Integrated FPGA. Search on Bibsonomy FCCM The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Philip Colangelo, Enno Lübbers, Randy Huang, Martin Margala, Kevin Nealis Application of convolutional neural networks on Intel® Xeon® processor with integrated FPGA. Search on Bibsonomy HPEC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Nasibeh Nasiri, Philip Colangelo, Oren Segal, Martin Margala, Wim Vanderbauwhede Document classification systems in heterogeneous computing environments. Search on Bibsonomy PATMOS The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Oren Segal, Philip Colangelo, Nasibeh Nasiri, Zhuo Qian, Martin Margala SparkCL: A Unified Programming Framework for Accelerators on Heterogeneous Clusters. Search on Bibsonomy CoRR The full citation details ... 2015 DBLP  BibTeX  RDF
1Oren Segal, Philip Colangelo, Nasibeh Nasiri, Zhuo Qian, Martin Margala Aparapi-UCores: A high level programming framework for unconventional cores. Search on Bibsonomy HPEC The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #11 of 11 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license