The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Ying Wang 0001" ( http://dblp.L3S.de/Authors/Ying_Wang_0001 )

URL (Homepage):  https://orcid.org/0000-0001-5172-4736  Author page on DBLP  Author page in RDF  Community of Ying Wang 0001 in ASPL-2

Publication years (Num. hits)
2010-2015 (21) 2016-2017 (21) 2018-2019 (23)
Publication types (Num. hits)
article(20) inproceedings(45)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
No Growbag Graphs found.

Results
Found 66 publication records. Showing 65 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Sheng Xu, Xiaoming Chen 0003, Ying Wang 0001, Yinhe Han, Xuehai Qian, Xiaowei Li 0001 PIMSim: A Flexible and Detailed Processing-in-Memory Simulator. Search on Bibsonomy Computer Architecture Letters The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Bi Wu, Beibei Zhang, Yuanqing Cheng, Ying Wang 0001, Dijun Liu, Weisheng Zhao An Adaptive Thermal-Aware ECC Scheme for Reliable STT-MRAM LLC Design. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Huawei Li, Long Cheng 0003, Xiaowei Li 0001 A QoS-QoR Aware CNN Accelerator Design Approach. Search on Bibsonomy IEEE Trans. on CAD of Integrated Circuits and Systems The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Yun Cheng, Huawei Li, Ying Wang 0001, Xiaowei Li 0001 Cluster Restoration-Based Trace Signal Selection for Post-Silicon Debug. Search on Bibsonomy IEEE Trans. on CAD of Integrated Circuits and Systems The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Kaiwei Zou, Ying Wang 0001, Huawei Li, Xiaowei Li 0001 Learn-to-Scale: Parallelizing Deep Learning Inference on Chip Multiprocessor Architecture. Search on Bibsonomy DATE The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Bosheng Liu, Xiaoming Chen 0003, Ying Wang 0001, Yinhe Han, Jiajun Li, Haobo Xu, Xiaowei Li 0001 Addressing the issue of processing element under-utilization in general-purpose systolic deep learning accelerators. Search on Bibsonomy ASP-DAC The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Sheng Xu, Xiaoming Chen 0003, Ying Wang 0001, Yinhe Han, Xiaowei Li 0001 CuckooPIM: an efficient and less-blocking coherence mechanism for processing-in-memory systems. Search on Bibsonomy ASP-DAC The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Wen Li, Ying Wang 0001, Huawei Li, Xiaowei Li 0001 P3M: a PIM-based neural network model protection scheme for deep learning accelerator. Search on Bibsonomy ASP-DAC The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Dawen Xu 0002, Li Li, Ying Wang 0001, Cheng Liu 0008, Huawei Li Exploring emerging CNFET for efficient last level cache design. Search on Bibsonomy ASP-DAC The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Shengwen Liang, Ying Wang 0001, Youyou Lu, Zhe Yang, Huawei Li, Xiaowei Li 0001 Cognitive SSD: A Deep Learning Engine for In-Storage Data Retrieval. Search on Bibsonomy USENIX Annual Technical Conference The full citation details ... 2019 DBLP  BibTeX  RDF
1Dawen Xu 0002, KouZi Xing, Cheng Liu 0008, Ying Wang 0001, Yulin Dai, Long Cheng 0003, Huawei Li, Lei Zhang 0008 Resilient Neural Network Training for Accelerators with Computing Errors. Search on Bibsonomy ASAP The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Wen Li, Ying Wang 0001, Huawei Li, Xiaowei Li 0001 Leveraging Memory PUFs and PIM-based encryption to secure edge deep learning systems. Search on Bibsonomy VTS The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Yongchen Wang, Ying Wang 0001, Huawei Li, Cong Shi, Xiaowei Li 0001 Systolic Cube: A Spatial 3D CNN Accelerator Architecture for Low Power Video Analysis. Search on Bibsonomy DAC The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Shengwen Liang, Huawei Li, Xiaowei Li 0001 A None-Sparse Inference Accelerator that Distills and Reuses the Computation Redundancy in CNNs. Search on Bibsonomy DAC The full citation details ... 2019 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Huawei Li, Xiaowei Li 0001 A Case of On-Chip Memory Subsystem Design for Low-Power CNN Accelerators. Search on Bibsonomy IEEE Trans. on CAD of Integrated Circuits and Systems The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Yun Cheng, Huawei Li, Ying Wang 0001, Haihua Shen, Bo Liu 0018, Xiaowei Li 0001 On Trace Buffer Reuse-Based Trigger Generation in Post-Silicon Debug. Search on Bibsonomy IEEE Trans. on CAD of Integrated Circuits and Systems The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Huawei Li, Yinhe Han, Xiaowei Li 0001 A Low Overhead In-Network Data Compressor for the Memory Hierarchy of Chip Multiprocessors. Search on Bibsonomy IEEE Trans. on CAD of Integrated Circuits and Systems The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Xiaowei Li 0001, Guihai Yan, Jing Ye, Ying Wang 0001 Fault tolerance on-chip: a reliable computing paradigm using self-test, self-diagnosis, and self-repair (3S) approach. Search on Bibsonomy SCIENCE CHINA Information Sciences The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Zhenyu Quan, Jiajun Li, Yinhe Han, Huawei Li, Xiaowei Li 0001 A retrospective evaluation of energy-efficient object detection solutions on embedded devices. Search on Bibsonomy DATE The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Kaiwei Zou, Ying Wang 0001, Huawei Li, Xiaowei Li 0001 XORiM: A case of in-memory bit-comparator implementation and its performance implications. Search on Bibsonomy ASP-DAC The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Dawen Xu 0002, Kaijie Tu, Ying Wang 0001, Cheng Liu 0008, Bingsheng He, Huawei Li FCN-engine: accelerating deconvolutional layers in classic CNN processors. Search on Bibsonomy ICCAD The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Wen Li, Huawei Li, Xiaowei Li 0001 Lightweight Timing Channel Protection for Shared DRAM Controller. Search on Bibsonomy ITC The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Dejun Jiang, Jin Xiong Caching or Not: Rethinking Virtual File System for Non-Volatile Main Memory. Search on Bibsonomy HotStorage The full citation details ... 2018 DBLP  BibTeX  RDF
1Ying Wang 0001, Jiachao Deng, Yuntan Fang, Huawei Li, Xiaowei Li 0001 Resilience-Aware Frequency Tuning for Neural-Network-Based Approximate Computing Chips. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Lili Song, Ying Wang 0001, Yinhe Han, Huawei Li, Yuanqing Cheng, Xiaowei Li 0001 STT-RAM Buffer Design for Precision-Tunable General-Purpose Neural Network Accelerator. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Yinhe Han, Cheng Wang, Huawei Li, Xiaowei Li 0001 Retention-Aware DRAM Assembly and Repair for Future FGR Memories. Search on Bibsonomy IEEE Trans. on CAD of Integrated Circuits and Systems The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Bing Li 0017, Yu Hu, Ying Wang 0001, Jing Ye, Xiaowei Li 0001 Power-Utility-Driven Write Management for MLC PCM. Search on Bibsonomy JETC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Shiqi Lian, Ying Wang 0001, Yinhe Han, Xiaowei Li 0001 BoDNoC: Providing bandwidth-on-demand interconnection for multi-granularity memory systems. Search on Bibsonomy ASP-DAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Yibin Tang, Ying Wang 0001, Huawei Li, Xiaowei Li 0001 ApproxPIM: Exploiting realistic 3D-stacked DRAM for energy-efficient processing in-memory. Search on Bibsonomy ASP-DAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Cheng Wang, Ying Wang 0001, Yinhe Han, Lili Song, Zhenyu Quan, Jiajun Li, Xiaowei Li 0001 CNN-based object detection solutions for embedded heterogeneous multicore SoCs. Search on Bibsonomy ASP-DAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Said Hamdioui, Peyman Pouyan, Huawei Li, Ying Wang 0001, Arijit Raychowdhury, Insik Yoon Test and Reliability of Emerging Non-volatile Memories. Search on Bibsonomy ATS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Bi Wu, Yuanqing Cheng, Pengcheng Dai, Jianlei Yang, Youguang Zhang, Dijun Liu, Ying Wang 0001, Weisheng Zhao Thermosiphon: A thermal aware NUCA architecture for write energy reduction of the STT-MRAM based LLCs. Search on Bibsonomy ICCAD The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Dawen Xu 0002, Yi Liao, Ying Wang 0001, Huawei Li, Xiaowei Li 0001 Selective off-loading to Memory: Task Partitioning and Mapping for PIM-enabled Heterogeneous Systems. Search on Bibsonomy Conf. Computing Frontiers The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Yun Cheng, Huawei Li, Ying Wang 0001, Yingke Gao, Bo Liu 0018, Xiaowei Li 0001 Flip-flop clustering based trace signal selection for post-silicon debug. Search on Bibsonomy VTS The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Shiqi Lian, Yinhe Han, Ying Wang 0001, Yungang Bao, Hang Xiao, Xiaowei Li 0001, Ninghui Sun Dadu: Accelerating Inverse Kinematics for High-DOF Robots. Search on Bibsonomy DAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Huawei Li, Xiaowei Li 0001 Real-Time Meets Approximate Computing: An Elastic CNN Inference Accelerator with Adaptive Trade-off between QoS and QoR. Search on Bibsonomy DAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Yinhe Han, Huawei Li, Xiaowei Li 0001 VANUCA: Enabling Near-Threshold Voltage Operation in Large-Capacity Cache. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Yinhe Han, Huawei Li, Lei Zhang, Yuanqing Cheng, Xiaowei Li 0001 PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Yinhe Han, Jianbo Dong, Kaiheng Weng, Ying Wang 0001, Xiaowei Li 0001 Enhanced Wear-Rate Leveling for PRAM Lifetime Improvement Considering Process Variation. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Huawei Li, Xiaowei Li 0001 Frequency scheduling for resilient chip multi-processors operating at Near Threshold Voltage. Search on Bibsonomy DATE The full citation details ... 2016 DBLP  BibTeX  RDF
1Ying Wang 0001, Huawei Li, Xiaowei Li 0001 Re-architecting the on-chip memory sub-system of machine-learning accelerator for embedded devices. Search on Bibsonomy ICCAD The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Lili Song, Ying Wang 0001, Yinhe Han, Xin Zhao, Bosheng Liu, Xiaowei Li 0001 C-brain: a deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization. Search on Bibsonomy DAC The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Yinhe Han, Jun Zhou, Huawei Li, Xiaowei Li 0001 DISCO: a low overhead in-network data compressor for energy-efficient chip multi-processors. Search on Bibsonomy DAC The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Jie Xu, Yinhe Han, Huawei Li, Xiaowei Li 0001 DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family. Search on Bibsonomy DAC The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Hang Lu, Binzhang Fu, Ying Wang 0001, Yinhe Han, Guihai Yan, Xiaowei Li 0001 RISO: Enforce Noninterfered Performance With Relaxed Network-on-Chip Isolation in Many-Core Cloud Processors. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Yinhe Han, Lei Zhang 0008, Binzhang Fu, Cheng Liu 0008, Huawei Li, Xiaowei Li 0001 Economizing TSV Resources in 3-D Network-on-Chip Design. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Lei Zhang, Yinhe Han, Huawei Li, Xiaowei Li 0001 Data Remapping for Static NUCA in Degradable Chip Multiprocessors. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Bosheng Liu, Ying Wang 0001, Zhiqiang You, Yinhe Han, Xiaowei Li 0001 A signal degradation reduction method for memristor ratioed logic (MRL) gates. Search on Bibsonomy IEICE Electronic Express The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Yun Cheng, Ying Wang 0001, Huawei Li, Xiaowei Li 0001 A Similarity Based Circuit Partitioning and Trimming Method to Defend against Hardware Trojans. Search on Bibsonomy ISVLSI The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Jiachao Deng, Yuntan Fang, Zidong Du, Ying Wang 0001, Huawei Li, Olivier Temam, Paolo Ienne, David Novo, Xiaowei Li 0001, Yunji Chen, Chengyong Wu Retraining-based timing error mitigation for hardware neural networks. Search on Bibsonomy DATE The full citation details ... 2015 DBLP  BibTeX  RDF
1Hang Lu, Guihai Yan, Yinhe Han, Ying Wang 0001, Xiaowei Li 0001 ShuttleNoC: Boosting on-chip communication efficiency by enabling localized power adaptation. Search on Bibsonomy ASP-DAC The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Guopei Liu, Ying Wang 0001, Sen Li, Huawei Li, Xiaowei Li 0001 A Lightweight Timing Channel Protection for Shared Memory Controllers. Search on Bibsonomy ATS The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Jun Zhou, Huawei Li, Tiancheng Wang, Sen Li, Ying Wang 0001, Xiaowei Li 0001 TWiN: A Turn-Guided Reliable Routing Scheme for Wireless 3D NoCs. Search on Bibsonomy ATS The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Bi Wu, Yuanqing Cheng, Ying Wang 0001, Aida Todri-Sanial, Guangyu Sun, Lionel Torres, Weisheng Zhao An architecture-level cache simulation framework supporting advanced PMA STT-MRAM. Search on Bibsonomy NANOARCH The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Jun Zhou, Huawei Li, Tiancheng Wang, Ying Wang 0001, Xiaowei Li 0001 TURO: A lightweight turn-guided routing scheme for 3D NoCs. Search on Bibsonomy COOL Chips The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Lili Song, Yinhe Han, Yuanqing Cheng, Huawei Li, Xiaowei Li 0001 A case of precision-tunable STT-RAM memory design for approximate neural network. Search on Bibsonomy ISCAS The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Yinhe Han, Cheng Wang, Huawei Li, Xiaowei Li 0001 RADAR: a case for retention-aware DRAM assembly and repair in future FGR DRAM memory. Search on Bibsonomy DAC The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Yinhe Han, Lei Zhang 0008, Huawei Li, Xiaowei Li 0001 ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing. Search on Bibsonomy DAC The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Lei Zang, Yinhe Han, Huawei Li Reinventing Memory System Design for Many-Accelerator Architecture. Search on Bibsonomy J. Comput. Sci. Technol. The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
1Yinhe Han, Ying Wang 0001, Huawei Li, Xiaowei Li 0001 Data-aware DRAM refresh to squeeze the margin of retention time in hybrid memory cube. Search on Bibsonomy ICCAD The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Yinhe Han, Huawei Li A low power DRAM refresh control scheme for 3D memory cube. Search on Bibsonomy COOL Chips The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
1Yinhe Han, Ying Wang 0001, Huawei Li, Xiaowei Li 0001 Enabling Near-Threshold Voltage(NTV) operation in Multi-VDD cache for power reduction. Search on Bibsonomy ISCAS The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Lei Zhang 0008, Yinhe Han, Huawei Li, Xiaowei Li 0001 Flex memory: Exploiting and managing abundant off-chip optical bandwidth. Search on Bibsonomy DATE The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Jianbo Dong, Lei Zhang 0008, Yinhe Han, Ying Wang 0001, Xiaowei Li 0001 Wear rate leveling: lifetime enhancement of PRAM with endurance variation. Search on Bibsonomy DAC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ying Wang 0001, Lei Zhang 0008, Yinhe Han, Huawei Li, Xiaowei Li 0001 Address Remapping for Static NUCA in NoC-Based Degradable Chip-Multiprocessors. Search on Bibsonomy PRDC The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #65 of 65 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license