The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for phrase formal verification (changed automatically) with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1976-1985 (16) 1986-1989 (25) 1990 (17) 1991-1992 (29) 1993 (18) 1994 (31) 1995 (58) 1996 (54) 1997 (70) 1998 (87) 1999 (106) 2000 (104) 2001 (90) 2002 (118) 2003 (141) 2004 (159) 2005 (185) 2006 (202) 2007 (207) 2008 (204) 2009 (175) 2010 (128) 2011 (122) 2012 (113) 2013 (116) 2014 (125) 2015 (111) 2016 (132) 2017 (119) 2018 (129) 2019 (19)
Publication types (Num. hits)
article(700) book(4) incollection(7) inproceedings(2402) phdthesis(85) proceedings(12)
Venues (Conferences, Journals, ...)
GandALF(172) DAC(73) CAV(61) FMCAD(51) CoRR(50) DATE(48) STTT(48) ICFEM(38) ICCAD(35) IEEE Trans. Software Eng.(35) ICCD(33) VLSI Design(33) Formal Methods in System Desig...(31) FoVeOOS(30) Formal Asp. Comput.(29) TPHOLs(29) More (+10 of total 956)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 3021 occurrences of 1179 keywords

Results
Found 3210 publication records. Showing 3210 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
85Ricky W. Butler Formal Methods at NASA Langley. Search on Bibsonomy TPHOLs The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
66Hana Chockler, Orna Kupferman, Moshe Y. Vardi Coverage metrics for formal verification. Search on Bibsonomy STTT The full citation details ... 2006 DBLP  DOI  BibTeX  RDF Algorithms, Model checking, Formal verification, Coverage metrics
59Subir K. Roy, S. Ramesh, Supratik Chakraborty, Tsuneo Nakata, Sreeranga P. Rajan Functional Verification of System on Chips-Practices, Issues and Challenges (Tutorial Abstract). Search on Bibsonomy VLSI Design The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
58Armen Kostanyan, Vardan Matevosyan, Samvel K. Shoukourian, Anna Varosyan An approach for formal verification of business processes. Search on Bibsonomy SpringSim The full citation details ... 2009 DBLP  DOI  BibTeX  RDF cycle transformation, formal verification, business process
57John M. Rushby, Friedrich W. von Henke Formal Verification of Algorithms for Critical Systems. Search on Bibsonomy IEEE Trans. Software Eng. The full citation details ... 1993 DBLP  DOI  BibTeX  RDF machine-checked verification, Byzantine fault-tolerant algorithm, digital flight control system, fault-tolerant synchronization, EHDM system, formal specification, formal specification, formal verification, fault tolerant computing, software reliability, safety, synchronisation, critical systems
56Rajesh K. Gupta 0001, Shishpal Rawat, Sandeep K. Shukla, Brian Bailey, Daniel K. Beece, Masahiro Fujita, Carl Pixley, John O'Leary, Fabio Somenzi Formal verification - prove it or pitch it. Search on Bibsonomy DAC The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
55Richard C. Ho, Michael Theobald, Martin M. Deneroff, Ron O. Dror, Joseph Gagliardo, David E. Shaw Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic. Search on Bibsonomy DAC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF conditional coverage, inconclusive results, formal verification, code coverage, verifiability, coverage hole
54Raj S. Mitra Strategies for mainstream usage of formal verification. Search on Bibsonomy DAC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF formal verification, emerging technologies
54Hana Chockler, Orna Kupferman, Moshe Y. Vardi Coverage Metrics for Formal Verification. Search on Bibsonomy CHARME The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
50M. M. Adams, Philip B. Clayton ClawZ: Cost-Effective Formal Verification for Control Systems. Search on Bibsonomy ICFEM The full citation details ... 2005 DBLP  DOI  BibTeX  RDF industrial formal verification, ProofPower, Eurofighter Typhoon, Ada, refinement, Z, control systems, safety-critical software, Simulink, real-time software, formal proof
50Nathaniel Ayewah, Nikhil Kikkeri, Peter-Michael Seidel Challenges in the Formal Verification of Complete State-of-the-Art Processors. Search on Bibsonomy ICCD The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
49Florian Krohm, Andreas Kuehlmann, Arjen Mets The use of random simulation in formal verification. Search on Bibsonomy ICCD The full citation details ... 1996 DBLP  DOI  BibTeX  RDF random simulation, BDD-based verification, counter example pattern, design partitioning, Boolean reasoning, formal verification, formal verification, hardware designs, functional equivalence
47Yasushi Umezawa, Takeshi Shimizu A Formal Verification Methodology for Checking Data Integrity. Search on Bibsonomy DATE The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
47Patrick Lincoln, John M. Rushby The Formal Verification of an Algorithm for Interactive Consistency under a Hybrid Fault Model. Search on Bibsonomy CAV The full citation details ... 1993 DBLP  DOI  BibTeX  RDF
46David L. Dill, Nate James, Shishpal Rawat, Gérard Berry, Limor Fix, Harry Foster, Rajeev K. Ranjan, Gunnar Stålmarck, Curt Widdoes Formal verification methods: getting around the brick wall. Search on Bibsonomy DAC The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
45Adrian E. Seigler, Gary A. Van Huben, Hari Mony Formal Verification of Partial Good Self-Test Fencing Structures. Search on Bibsonomy FMCAD The full citation details ... 2007 DBLP  DOI  BibTeX  RDF fencing, formal verification, self test
45Saurav Gorai, Saptarshi Biswas, Lovleen Bhatia, Praveen Tiwari, Raj S. Mitra Directed-simulation assisted formal verification of serial protocol and bridge. Search on Bibsonomy DAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF serial protocol, model checking, formal verification
45Pao-Ann Hsiung, Shang-Wei Lin Formal Design and Verification of Real-Time Embedded Software. Search on Bibsonomy APLAS The full citation details ... 2004 DBLP  DOI  BibTeX  RDF scheduling, formal verification, code generation, software components, application framework, UML modeling, real-time embedded software, formal synthesis
44Alper Sen 0001, Vijay K. Garg Formal Verification of Simulation Traces Using Computation Slicing. Search on Bibsonomy IEEE Trans. Computers The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Simulation, formal verification, temporal logic, partial order, runtime verification, lattice theory
44Grant Martin Verification by the pound. Search on Bibsonomy IEEE Design & Test of Computers The full citation details ... 2005 DBLP  DOI  BibTeX  RDF complex ICs, verification methodologies, hardware verification languages, formal verification, functional verification, dynamic verification
44Roope Kaivola, Rajnish Ghughal, Naren Narasimhan, Amber Telfer, Jesse Whittemore, Sudhindra Pandav, Anna Slobodová, Christopher Taylor, Vladimir A. Frolov, Erik Reeber, Armaghan Naik Replacing Testing with Formal Verification in Intel CoreTM i7 Processor Execution Engine Validation. Search on Bibsonomy CAV The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
43Anna Slobodová Challenges for Formal Verification in Industrial Setting. Search on Bibsonomy FMICS/PDMC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
43Martin Kardos, Franz J. Rammig Model Based Formal Verification of Distributed Production Control Systems. Search on Bibsonomy SoftSpez Final Report The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
43Y. Morihiro, T. Toneda Formal verification of data-path circuits based on symbolic simulation. Search on Bibsonomy Asian Test Symposium The full citation details ... 2000 DBLP  DOI  BibTeX  RDF data-path circuits, symbolic values, transition relation extraction, state graph, input vector sequences, FIFO circuits, LIFO circuits, formal verification, formal verification, graph theory, specification, logic simulation, logic simulation, symbol manipulation, symbolic simulation, Unix workstation
43Jainendra Kumar, Carl Pixley Logic and Functional Verification in a Commercial Semiconductor Environment. Search on Bibsonomy ACSD The full citation details ... 1998 DBLP  DOI  BibTeX  RDF
42Youngsik Kim, Nazanin Mansouri Automated formal verification of scheduling with speculative code motions. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2008 DBLP  DOI  BibTeX  RDF formal verification, high level synthesis, automated theorem-proving, speculation
42Robert Beers Pre-RTL formal verification: an intel experience. Search on Bibsonomy DAC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF TLC, explicit state enumeration, microarchitecture verification, formal verification, protocol verification, TLA+
42Pao-Ann Hsiung, Shang-Wei Lin Automatic Synthesis and Verification of Real-Time Embedded Software. Search on Bibsonomy EUC The full citation details ... 2004 DBLP  DOI  BibTeX  RDF scheduling, formal verification, code generation, software components, Application framework, UML modeling, real-time embedded software
42Jean Souyris, Virginie Wiels, David Delmas, Hervé Delseny Formal Verification of Avionics Software Products. Search on Bibsonomy FM The full citation details ... 2009 DBLP  DOI  BibTeX  RDF avionics software, verification, formal verification, static analysis, Abstract Interpretation, safety, development process
42Christian Jacobi 0002, Christoph Berg Formal Verification of the VAMP Floating Point Unit. Search on Bibsonomy Formal Methods in System Design The full citation details ... 2005 DBLP  DOI  BibTeX  RDF IEEE standard 754, formal verification, theorem proving, PVS, floating point unit
42Dániel Varró Automated formal verification of visual modeling languages by model checking. Search on Bibsonomy Software and System Modeling The full citation details ... 2004 DBLP  DOI  BibTeX  RDF Model checking, Formal verification, Model transformation, Metamodeling, Graph transformation
41Paul Curzon, Ian M. Leslie A case study on design for provability. Search on Bibsonomy ICECCS The full citation details ... 1995 DBLP  DOI  BibTeX  RDF design for provability, verification task, ATM network switch, formal specification, formal specification, formal verification, formal verification, switching fabric
41Jerker Hammarberg, Simin Nadjm-Tehrani Formal verification of fault tolerance in safety-critical reconfigurable modules. Search on Bibsonomy STTT The full citation details ... 2005 DBLP  DOI  BibTeX  RDF Fault tolerance, FPGA, Formal verification, Safety analysis, Esterel
40Xi Chen 0024, Harry Hsieh, Felice Balarin Verification Approach of Metropolis Design Framework for Embedded Systems. Search on Bibsonomy International Journal of Parallel Programming The full citation details ... 2006 DBLP  DOI  BibTeX  RDF metropolis, simulation, formal verification, meta-model, spin, LTL, property, LOC
40Masahiro Fujita Formal Verification of C Language Based VLSI Designs. Search on Bibsonomy VLSI Design The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
40Kong Woei Susanto, Thomas F. Melham An AMBA-ARM7 Formal Verification Platform. Search on Bibsonomy ICFEM The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
39Xiang Yin 0001, John C. Knight, Elisabeth A. Nguyen, Westley Weimer Formal Verification by Reverse Synthesis. Search on Bibsonomy SAFECOMP The full citation details ... 2008 DBLP  DOI  BibTeX  RDF formal methods, Formal verification, software dependability
39Ravi Hosabettu, Ganesh Gopalakrishnan, Mandayam K. Srivas Formal Verification of a Complex Pipelined Processor. Search on Bibsonomy Formal Methods in System Design The full citation details ... 2003 DBLP  DOI  BibTeX  RDF completion functions, formal verification, PVS, processor verification
39John Harrison Formal Verification of Square Root Algorithms. Search on Bibsonomy Formal Methods in System Design The full citation details ... 2003 DBLP  DOI  BibTeX  RDF formal verification, floating-point arithmetic, automated theorem proving
39Franz Regensburger, Aenne Barnard Formal Verification of SDL Systems at the Siemens Mobile Phone Department. Search on Bibsonomy TACAS The full citation details ... 1998 DBLP  DOI  BibTeX  RDF telecommunication protocols, model checking, formal verification, SDL
39Hamid Shojaei, Habib Ghayoumi Techniques for Formal Verification of Digital Systems: A System Approach. Search on Bibsonomy DSD The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
38Xiang Yin 0001 The echo approach to formal verification. Search on Bibsonomy ICSE The full citation details ... 2006 DBLP  DOI  BibTeX  RDF formal specification, formal verification
38Jozef Hooman, Jaco van de Pol Formal verification of replication on a distributed data space architecture. Search on Bibsonomy SAC The full citation details ... 2002 DBLP  DOI  BibTeX  RDF data space architecture, model-checking, formal verification, coordination, theorem proving
38Jacob A. Abraham, Daniel G. Saab Tutorial T4A: Formal Verification Techniques and Tools for Complex Designs. Search on Bibsonomy VLSI Design The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
38Holger Giese, Stefan Henkler, Martin Hirsch 0001 Combining Formal Verification and Testing for Correct Legacy Component Integration in Mechatronic UML. Search on Bibsonomy WADS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
38Pao-Ann Hsiung, Farn Wang, Ruey-Cheng Chen On the verification of Wireless Transaction Protocol using SGM and RED. Search on Bibsonomy RTCSA The full citation details ... 2000 DBLP  DOI  BibTeX  RDF Wireless Transaction Protocol verification, SGM, process concurrency, clock variables, discrete variables, intelligent permutation, explosion factors, scalable verification, State-Graph Manipulators, world standard, large clock constants, large discrete constants, Region Encoding Diagram, state-space size explosions, WTP verification, real time systems, protocols, data structures, data structures, formal verification, formal verification, mobile communication, Wireless Application Protocol, state spaces, RED, state-space methods, reduction techniques
38Gaurav Singh, Sandeep K. Shukla Verifying Compiler Based Refinement of BluespecTM. Search on Bibsonomy SPIN The full citation details ... 2008 DBLP  DOI  BibTeX  RDF Bluespec System Verilog (BSV), Formal Verification, Hardware Designs, SPIN Model Checker
38K. Brink, L. J. G. Bun, Jan van Katwijk, W. J. Toetenel Hybrid specification of control systems. Search on Bibsonomy ICECCS The full citation details ... 1995 DBLP  DOI  BibTeX  RDF control system development, hybrid specification, formal software specification language, multidisciplinary development, control models, ASTRAL specifications, MatLab software packages, discrete subsystems, continuous subsystems, robot control system, continuous system models, simulation, simulation, formal specification, robots, formal verification, formal verification, specification languages, specification language, control theory, control theory, system behavior, control system CAD, discrete time systems, continuous time systems
37Praveen Tiwari, Raj S. Mitra Hybrid Verification of Protocol Bridges. Search on Bibsonomy IEEE Design & Test of Computers The full citation details ... 2007 DBLP  DOI  BibTeX  RDF serial protocol, hybrid verification, protocol bridge, model checking, formal verification
37Ramesh Achuthan, Vangalur S. Alagar, Thiruvengadam Radhakrishnan An object-oriented modeling of real-time robotic assembly system. Search on Bibsonomy ICECCS The full citation details ... 1995 DBLP  DOI  BibTeX  RDF maintenance engineering, industrial manipulators, real-time robotic assembly system, object-oriented-formal modeling, independent components, modular components, real-time systems, formal verification, formal verification, validation, system design, object-oriented methods, system model, manipulators, assembling, reusable components, system requirements, system maintenance, control system CAD, control engineering
36Jeffrey M. Voas, Keith W. Miller Software Testability: The New Verification. Search on Bibsonomy IEEE Software The full citation details ... 1995 DBLP  DOI  BibTeX  RDF
36Lee Pike, Steven D. Johnson The formal verification of a reintegration protocol. Search on Bibsonomy EMSOFT The full citation details ... 2005 DBLP  DOI  BibTeX  RDF infinite-state bounded model-checking, reintegration protocol, real-time, formal verification, infinite-state systems
36Doug Goldson Formal Verification of mu-Charts. Search on Bibsonomy APSEC The full citation details ... 2002 DBLP  DOI  BibTeX  RDF µ-charts, formal verification, refinement, CSP
36Sergej Sawitzki, Rainer G. Spallek, Jens Schönherr, Bernd Straube Formal Verification for Microprocessors with Extendable Instruction Set. Search on Bibsonomy ASAP The full citation details ... 2000 DBLP  DOI  BibTeX  RDF reconfigurable processor architecture, abstraction techniques, formal verification, pipeline processor
36Axel Dold, Vincent Vialard Formal Verification of a Compiler Back-End Generic Checker Program. Search on Bibsonomy Ershov Memorial Conference The full citation details ... 1999 DBLP  DOI  BibTeX  RDF checker-based program verification, generic specification, formal verification
36Pao-Ann Hsiung, Shang-Wei Lin, Chih-Hao Tseng, Trong-Yen Lee, Jih-Ming Fu, Win-Bin See VERTAF: An Application Framework for the Design and Verification of Embedded Real-Time Software. Search on Bibsonomy IEEE Trans. Software Eng. The full citation details ... 2004 DBLP  DOI  BibTeX  RDF embedded real-time software, scheduling, formal verification, code generation, software components, Application framework, UML modeling, formal synthesis
35Fady Copty, Amitai Irron, Osnat Weissberg, Nathan P. Kropp, Gila Kamhi Efficient debugging in a formal verification environment. Search on Bibsonomy STTT The full citation details ... 2003 DBLP  DOI  BibTeX  RDF Counter-example, Model checking, Counterexample
35Fady Copty, Amitai Irron, Osnat Weissberg, Nathan P. Kropp, Gila Kamhi Efficient Debugging in a Formal Verification Environment. Search on Bibsonomy CHARME The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
35Brian D. Winters, Alan J. Hu Source-Level Transformations for Improved Formal Verification. Search on Bibsonomy ICCD The full citation details ... 2000 DBLP  DOI  BibTeX  RDF
35Praveen Tiwari, Raj S. Mitra, Manu Chopra, Alok Jain Tutorial T4B: Formal Assertion-Based Verification in Industrial Setting. Search on Bibsonomy VLSI Design The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
35Ed Brinksma Verification is experimentation! Search on Bibsonomy STTT The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
35Ed Brinksma Verification Is Experimentation! Search on Bibsonomy CONCUR The full citation details ... 2000 DBLP  DOI  BibTeX  RDF
35Satnam Singh, Carl Johan Lillieroth Formal Verification of Reconfigurable Cores. Search on Bibsonomy FCCM The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
35S. Yamane The verification technique of real-time systems using probabilities. Search on Bibsonomy RTCSA The full citation details ... 1996 DBLP  DOI  BibTeX  RDF performance properties, dense time model, dense time statecharts, automatic verification method, dense time model checking, real-time systems, reliability, formal specification, formal verification, formal verification, temporal logic, probabilities, verification technique
35H. Samsom, Frank H. M. Franssen, Francky Catthoor, Hugo De Man System level verification of video and image processing specifications. Search on Bibsonomy ISSS The full citation details ... 1995 DBLP  DOI  BibTeX  RDF formal verification method, front-end telecom, image processing specifications, loop ordering, system level verification, computational complexity, image processing, complexity, formal specification, formal verification, video processing, numerical computing
35Gitanjali Swamy, Robert K. Brayton, Vigyan Singhal Incremental methods for FSM traversal. Search on Bibsonomy ICCD The full citation details ... 1995 DBLP  DOI  BibTeX  RDF FSM traversal, formal verification, formal verification, finite state machines, finite state machine, logic design, directed graphs, logic CAD, incremental algorithms, digital systems, reachable states, incremental methods
35Jewgenij Botaschanjan, Manfred Broy, Alexander Gruler, Alexander Harhurin, Steffen Knapp, Leonid Kof, Wolfgang J. Paul, Maria Spichkova On the correctness of upper layers of automotive systems. Search on Bibsonomy Formal Asp. Comput. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF Time-triggered systems, Formal verification, Model-based development, Automotive software
35Miroslav N. Velev Using Abstraction for Efficient Formal Verification of Pipelined Processors with Value Prediction. Search on Bibsonomy ISQED The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
35Reynald Affeldt, Nicolas Marti An Approach to Formal Verification of Arithmetic Functions in Assembly. Search on Bibsonomy ASIAN The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
35Matthias Brill, Ralf Buschermöhle, Werner Damm, Jochen Klose, Bernd Westphal, Hartmut Wittke Formal Verification of LSCs in the Development Process. Search on Bibsonomy SoftSpez Final Report The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
35Masahiro Fujita, Sreeranga P. Rajan, Alan J. Hu Two Real Formal Verification Experiences: ATM Switch Chip and Parallel Cache Protocol. Search on Bibsonomy FM-Trends The full citation details ... 1998 DBLP  DOI  BibTeX  RDF
34Wolfgang A. Halang, Bernd J. Krämer Safety Assurance in Process Control. Search on Bibsonomy IEEE Software The full citation details ... 1994 DBLP  DOI  BibTeX  RDF safety assurance, PLC software safety, safety-critical control, algebraic language, Obj3 system, functional programming environment, formal specification, formal specifications, formal verification, formal verification, functional programming, software reliability, safety, interpreter, requirements specification, process control, data representation, programmable logic controllers, programmable controllers, design specification, specification testing, Obj, function blocks, process computer control
34Paul Curzon, Ann Blandford Formally Justifying User-Centred Design Rules: A Case Study on Post-completion Errors. Search on Bibsonomy IFM The full citation details ... 2004 DBLP  DOI  BibTeX  RDF user error, formal verification, Cognitive architecture, design rules
34Tom Coffey, Reiner Dojen Analysis of a mobile communication security protocol. Search on Bibsonomy ISICT The full citation details ... 2003 DBLP  DOI  BibTeX  RDF BCY protocol, formal verification, security protocols, modal logics
34Jie Xu 0007, Brian Randell, Alexander B. Romanovsky, Robert J. Stroud, Avelino F. Zorzo, Ercument Canver, Friedrich W. von Henke Rigorous Development of an Embedded Fault-Tolerant System Based on Coordinated Atomic Actions. Search on Bibsonomy IEEE Trans. Computers The full citation details ... 2002 DBLP  DOI  BibTeX  RDF coordinated atomic (CA) actions, embedded fault-tolerant systems, model checking, reliability, Concurrency, object orientation, formal verification, safety, exception handling
34Vlad Rusu Verification Using Test Generation Techniques. Search on Bibsonomy FME The full citation details ... 2002 DBLP  DOI  BibTeX  RDF electronic purse, Formal verification, conformance testing
34Jie Xu 0007, Brian Randell, Alexander B. Romanovsky, Robert J. Stroud, Avelino F. Zorzo, Ercument Canver, Friedrich W. von Henke Rigorous Development of a Safety-Critical System Based on Coordinated Atomic Actions. Search on Bibsonomy FTCS The full citation details ... 1999 DBLP  DOI  BibTeX  RDF coordinated atomic (CA) actions, reliability and safety, model checking, Concurrency, object orientation, formal verification, exception handling, reactive systems
34AnnMarie Ericsson, Paul Pettersson, Mikael Berndtsson, Marco Seiriö Seamless formal verification of complex event processing applications. Search on Bibsonomy DEBS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF design, verification, timed automata, CASE, CEP
33Youssef Hanna, Hridesh Rajan, Wensheng Zhang 0001 Slede: a domain-specific verification framework for sensor network security protocol implementations. Search on Bibsonomy WISEC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF intruder generation, sensor networks, model checking, security protocols
33Paul Curzon, Rimvydas Ruksenas, Ann Blandford An approach to formal verification of human-computer interaction. Search on Bibsonomy Formal Asp. Comput. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Formal cognitive architecture, Formal verification, Theorem proving, Interactive systems, Human error
33Roope Kaivola, Katherine R. Kohatsu Proof engineering in the large: formal verification of Pentium?4 floating-point divider. Search on Bibsonomy STTT The full citation details ... 2003 DBLP  DOI  BibTeX  RDF Formal verification, Microprocessor, Arithmetic
33Petru Eles, Zebo Peng, Daniel Karlsson Formal Verification in a Component-Based Reuse Methodology. Search on Bibsonomy ISSS The full citation details ... 2002 DBLP  DOI  BibTeX  RDF model checking, formal verification, reuse, IP, timed petri-nets
33Yonit Kesten, Amir Pnueli Control and Data Abstraction: The Cornerstones of Practical Formal Verification. Search on Bibsonomy STTT The full citation details ... 2000 DBLP  DOI  BibTeX  RDF Control abstraction, Safety and liveness property, Weak and strong fairness, Model checking, Formal verification, Data abstraction, Linear temporal logic, Network invariant
33Boutheina Chetali, Barbara Heyd Formal Verification of Concurrent Programs in LP and in COQ: A Comparative Analysis. Search on Bibsonomy TPHOLs The full citation details ... 1997 DBLP  DOI  BibTeX  RDF theorem prover methodology, Larch Prover, Computer Checked Proof, Formal Verification, Unity, Coq
33Kazuo Kawakubo, Koji Tanaka, Hiromi Hiraishi Formal Verification Of Self-Testing Properties Of Combinational Circuits. Search on Bibsonomy Asian Test Symposium The full citation details ... 1996 DBLP  DOI  BibTeX  RDF self-testing properties, logic function manipulation, decision function, output code words, self-checking logic, mutiple-input multiple-output circuit, fault tolerance, formal verification, combinational circuits, combinational circuits, binary decision diagrams, stuck-at faults, satisfiability problem, characteristic functions, Berger code
33Katharina Weinberger, Slava Bulach, Robert Bosch Application of Workflow Petri Nets to Modeling of Formal Verification Processes in Design Flow of Digital Integrated Circuits. Search on Bibsonomy DATE The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
33Tsung-Hsi Chiang, Lan-Rong Dung, Ming-Feng Yaung Modeling and formal verification of dataflow graph in system-level design using Petri net. Search on Bibsonomy ISCAS (6) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
33Kelvin Ng, Alan J. Hu, Jin Yang Generating Monitor Circuits for Simulation-Friendly GSTE Assertion Graphs. Search on Bibsonomy ICCD The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
33Francisco Assis M. do Nascimento, Marcio F. da S. Oliveira, Flávio Rech Wagner Using MDE for the formal verification of embedded systems modeled by UML sequence diagrams. Search on Bibsonomy SBCCI The full citation details ... 2009 DBLP  DOI  BibTeX  RDF embedded systems, formal verification, model driven engineering
32Abhishek Datta, Vigyan Singhal Formal Verification of a Public-Domain DDR2 Controller Design. Search on Bibsonomy VLSI Design The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
32M. Hasan Zobair, Sofiène Tahar Formal Verification of a SONET Telecom System Block. Search on Bibsonomy ICFEM The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
32Umberto Rossi, Andrea Fedeli, Marco Boschini, Franco Toto Concrete Impact of Formal Verification on Quality in IP Design and Implementation. Search on Bibsonomy ISQED The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
32Anna Slobodová Formal Verification of Hardware Support for Advanced Encryption Standard. Search on Bibsonomy FMCAD The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
32Sérgio Vale Aguiar Campos, Berthier A. Ribeiro-Neto, Autran Macedo, Luciano Bertini Formal verification and analysis of multimedia systems. Search on Bibsonomy ACM Multimedia (1) The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
32Jianying Zhou 0001, Dieter Gollmann A Fair Non-repudiation Protocol. Search on Bibsonomy IEEE Symposium on Security and Privacy The full citation details ... 1996 DBLP  DOI  BibTeX  RDF fair nonrepudiation protocol, message sender, message receiver, cryptography, protocols, formal verification, formal verification, encryption, trusted third party
32Anand Chavan, Shiu-Kai Chin, Shahid Ikram, Jang Dae Kim, Juin-Yeu Zu Extending VLSI design with higher-order logic. Search on Bibsonomy ICCD The full citation details ... 1995 DBLP  DOI  BibTeX  RDF Cambridge Higher-Order Logic theorem-prover, microprogram sequencer, Am2910, VLSI, formal verification, formal verification, logic testing, theorem proving, logic design, logic CAD, VLSI design, higher-order logic, theorem-prover, design environment, instruction-set architecture, VLSI CAD
31Harry Foster Assertion-Based Verification: Industry Myths to Realities (Invited Tutorial). Search on Bibsonomy CAV The full citation details ... 2008 DBLP  DOI  BibTeX  RDF Simulation, Formal Verification, Debugging, Assertion, Functional Verification, Property Specification, Assertion-Based Verification
31Jan Peleska 0001, Bettina Buth Formal Methods for the International Space Station ISS. Search on Bibsonomy Correct System Design The full citation details ... 1999 DBLP  DOI  BibTeX  RDF Byzantine AgreementProtocol, Generalised Stochastic Petri Nets, Hardware-in-the-loop Test, International Space Station, Model Checking, Formal Verification, CSP, Fault-Tolerant Systems, Test Automation
31Eugene Goldberg On Bridging Simulation and Formal Verification. Search on Bibsonomy VMCAI The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
31Emmanuel Zarpas A Case Study: Formal Verification of Processor Critical Properties. Search on Bibsonomy CHARME The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #100 of 3210 (100 per page; Change: )
Pages: [1][2][3][4][5][6][7][8][9][10][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license