The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for power with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1954-1960 (15) 1961-1964 (18) 1965-1967 (17) 1968-1969 (17) 1970-1971 (16) 1972-1973 (26) 1974 (29) 1975 (25) 1976 (32) 1977 (35) 1978 (39) 1979 (34) 1980 (51) 1981 (48) 1982 (40) 1983 (52) 1984 (76) 1985 (80) 1986 (81) 1987 (135) 1988 (132) 1989 (175) 1990 (240) 1991 (186) 1992 (232) 1993 (271) 1994 (423) 1995 (528) 1996 (580) 1997 (740) 1998 (843) 1999 (1267) 2000 (1509) 2001 (1881) 2002 (2443) 2003 (3106) 2004 (3903) 2005 (5106) 2006 (6090) 2007 (6467) 2008 (6827) 2009 (5198) 2010 (4013) 2011 (4634) 2012 (5055) 2013 (5170) 2014 (5582) 2015 (5542) 2016 (6213) 2017 (6353) 2018 (6302) 2019 (1209)
Publication types (Num. hits)
article(36164) book(104) incollection(352) inproceedings(61924) phdthesis(444) proceedings(98)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 35268 occurrences of 9551 keywords

Results
Found 99202 publication records. Showing 99086 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
76Mehdi Hakimi, Seyyed Masoud Moghaddas Tafreshi, M. R. Rajati Unit Sizing of a Stand-Alone Hybrid Power System Using Model-Free Optimization. Search on Bibsonomy GrC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF reformer, hybrid power system, optimal sizing, particle swarm optimization I. NOMENCLATURE P conv wg - Power delivered from wind turbines to converter (kw) P el wg - Power delivered from wind turbines to electrolyzer (kw) P k el tan - Power delive, K. N. Toosi University of Technology, Tehran-Iran (e-mail: sm_hakimi@yahoo.com). S.M.M.Tafreshi is with the Department of Electrical Engineering, K. N. Toosi University of Technology, Tehran-Iran (e-mail: tafreshi@eetd.kntu.ac.ir). M. R. Rajati is with the Department of Electrical Engineering, K. N. Toosi University of Technology, Tehran-Iran (e-mail: mohammadreza.rajati@gmail.com). P wt Power generated by wind turbines (kw) Pload Load power (kw) E k tan Stored energy in the hydrogen tank (kwh) fc, el, conv Efficiency of fuel cell, electrolyzer, converter NPCindex Net present cost (the index shows the corresponding component) ($) S Single-payment present worth factor R Life time of project (year) L Life time of each components (year) Ir Inter, fuel cell, wind turbine
62Suresh Rajgopal Challenges in Low Power Microprocessor Design. Search on Bibsonomy VLSI Design The full citation details ... 1996 DBLP  DOI  BibTeX  RDF power benchmarks, latch power, idle power, active power, clock enabling, max power, thermal power, transient power, low-power, clock gating, microprocessor design, di/dt
55Avi Mendelson Memory management challenges in the power-aware computing era. Search on Bibsonomy ISMM The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
54Saraju P. Mohanty, N. Ranganathan, Sunil K. Chappidi ILP models for simultaneous energy and transient power minimization during behavioral synthesis. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 2006 DBLP  DOI  BibTeX  RDF average power, cycle difference power, datapath scheduling, dynamic frequency clocking, multicycling, multiple supply voltages, peak power differential, Peak power
53Joel Coburn, Srivaths Ravi 0001, Anand Raghunathan Power emulation: a new paradigm for power estimation. Search on Bibsonomy DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF simulation, FPGA, design, design methodologies, emulation, hardware acceleration, power estimation, register-transfer level, macromodels
52Massoud Pedram Power minimization in IC design: principles and applications. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 1996 DBLP  DOI  BibTeX  RDF adiabatic circuits, dynamic power dissipation, low power layout, low power synthesis, lower-power design, power analysis and estimation, power minimization and management, silicon-on-insulator technology, switched capacitance, synthesis, system design, power management, layout, probabilistic analysis, symbolic simulation, CMOS circuits, switching activity, statistical sampling, computer-aided design of VLSI, gated clocks, energy-delay product
52Anja Niedermeier, Kjetil Svarstad, Frank Bouwens, Jos Hulzink, Jos Huisken The challenges of implementing fine-grained power gating. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2010 DBLP  DOI  BibTeX  RDF leakage power minimization, analysis, power management, register-transfer-level, power modeling, power gating
51Kyungsu Kang, Jungsoo Kim, Heejun Shim, Chong-Min Kyung Software power estimation using IPI(inter-prefetch interval) power model for advanced off-the-shelf processor. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2007 DBLP  DOI  BibTeX  RDF IPI power model, black-box power model, prefetch power model, processor power modeling, software power estimation
50William Lloyd Bircher, Lizy K. John Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events. Search on Bibsonomy ISPASS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF power sensing hardware, complete system power estimation, microprocessor performance event, microprocessor performance counter, online measurement, complete system power consumption, microprocessor power, on-chip performance event counter, system power consumption estimation, power model
50Fayez Mohamood, Michael B. Healy, Sung Kyu Lim, Hsien-Hsin S. Lee Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling. Search on Bibsonomy ASP-DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF wire-length driven floorplan, noise-direct, power supply noise aware floorplanning, microarchitecture profiling, aggressive power saving techniques, power delivery network, power consumption reduction, self weighting, correlation weighting, force-directed floorplanning algorithm, power pin affinity, current consumption, di/dt control, supply-noise margin violations, clock-gating, microprocessor designers, power constraints, inductive noise, decoupling capacitances
50Thomas M. Conte, Kishore N. Menezes, Sumedh W. Sathaye A technique to determine power-efficient, high-performance superscalar processors. Search on Bibsonomy HICSS (1) The full citation details ... 1995 DBLP  DOI  BibTeX  RDF high-performance superscalar processors, processor performance advances, thermal power dissipation, architectural power estimates, systematic techniques, user benchmarks, architectural component, real estate usage, superscalar execution units, architectural power measurement, near-optimal search, power-efficient superscalar processors, performance evaluation, parallel architectures, simulated annealing, simulated annealing, parallel machines, power consumption, trace-driven simulation
50Ju Wang, Jonathan C. L. Liu An iterative power allocation algorithm in OFDM system based on power relaxation. Search on Bibsonomy ICME The full citation details ... 2005 DBLP  DOI  BibTeX  RDF discrete space power-rate vector, iterative power allocation algorithm, multiuser OFDM system, power relaxation, bit loading, ideal channel coding, negative power transmission, orthogonal frequency division multiplexing, objective function, power constraint
48Nikhil Bansal, Kanishka Lahiri, Anand Raghunathan, Srimat T. Chakradhar Power Monitors: A Framework for System-Level Power Estimation Using Heterogeneous Power Models. Search on Bibsonomy VLSI Design The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
48Anshul Gandhi, Mor Harchol-Balter, Rajarshi Das, Charles Lefurgy Optimal power allocation in server farms. Search on Bibsonomy SIGMETRICS/Performance The full citation details ... 2009 DBLP  DOI  BibTeX  RDF power-to-frequency, power management, response time, data center, server farm
46Luca Benini, Giovanni De Micheli, Enrico Macii, Massimo Poncino, Riccardo Scarsi Fast power estimation for deterministic input streams. Search on Bibsonomy ICCAD The full citation details ... 1997 DBLP  DOI  BibTeX  RDF accurate power waveforms, average power, deterministic input streams, fast power estimation, multi level simulation engine, realistic input stimuli, time domain power waveform, typical usage patterns, sequential circuits, combinational circuits, power consumption, power dissipation, digital systems, computational efficiency
46Bita Gorjiara, Nader Bagherzadeh, Pai H. Chou Integrating Power Management into Distributed Real-time Systems at Very Low Implementation Cost. Search on Bibsonomy ASP-DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF hardware modifications, software modifications, hardware timers, interrupt controllers, software/device driver, distributed software-defined radio system, hardware measurements, power manager, power management, multiprocessor systems, distributed real-time systems, power constraints, low-power embedded systems
46Faraz Ahmad, T. N. Vijaykumar Joint optimization of idle and cooling power in data centers while maintaining response time. Search on Bibsonomy ASPLOS The full citation details ... 2010 DBLP  DOI  BibTeX  RDF cooling power, idle power, power management, response time, data center
46Charles Lefurgy, Xiaorui Wang, Malcolm Allen-Ware Power capping: a prelude to power shifting. Search on Bibsonomy Cluster Computing The full citation details ... 2008 DBLP  DOI  BibTeX  RDF Power capping, Power shifting, Power budget, Power supplies, Power management, Feedback control, Servers, Provisioning
45Sani R. Nassif The impact of variability on power. Search on Bibsonomy ISLPED The full citation details ... 2004 DBLP  DOI  BibTeX  RDF power, variability, integrated circuit
44Jian Liu, Rafic Z. Makki Power supply current detectability of SRAM defects. Search on Bibsonomy Asian Test Symposium The full citation details ... 1995 DBLP  DOI  BibTeX  RDF short-circuit currents, fault currents, power supply circuits, power supply current detectability, SRAM defects, SRAM cell, power supply current, I/sub DDQ/, quiescent power supply current, i/sub DDT/, transient power supply current, shorts, disturb-type pattern sensitivity, total current leakage, SRAM size, current detectability, large circuit effects, simulation, fault diagnosis, leakage currents, transients, SRAM chips, open defects, electric current measurement, physical defect
44Wesley M. Felter, Karthick Rajamani, Tom W. Keller, Cosmin Rusu A performance-conserving approach for reducing peak power consumption in server systems. Search on Bibsonomy ICS The full citation details ... 2005 DBLP  DOI  BibTeX  RDF power management, power modeling, processor simulation
44Kanishka Lahiri, Anand Raghunathan Power analysis of system-level on-chip communication architectures. Search on Bibsonomy CODES+ISSS The full citation details ... 2004 DBLP  DOI  BibTeX  RDF system-on-chip, network-on-chip, low-power design, power analysis, communication architectures
44Nandish Ashutosh Mehta, Gururaj V. Naik, Bharadwaj S. Amrutur In-situ power monitoring scheme and its application in dynamic voltage and threshold scaling for digital CMOS integrated circuits. Search on Bibsonomy ISLPED The full citation details ... 2010 DBLP  DOI  BibTeX  RDF DVTS loop, in-situ power monitor, power optimum point, variable body bias, variable supply voltage, low power, ground bounce
43Steven Pelley, David Meisner, Pooya Zandevakili, Thomas F. Wenisch, Jack Underwood Power routing: dynamic power provisioning in the data center. Search on Bibsonomy ASPLOS The full citation details ... 2010 DBLP  DOI  BibTeX  RDF power infrastructure, data centers
43Joep L. W. Kessels VLSI programming of a low-power asynchronous Reed-Solomon decoder for the DCC player. Search on Bibsonomy ASYNC The full citation details ... 1995 DBLP  DOI  BibTeX  RDF digital audio tape, VLSI programming, low-power asynchronous Reed-Solomon decoder, DCC player, Tangram, minimal power dissipation, low-power cost-effective design, VLSI, logic programming, power consumption, power consumption, asynchronous circuits, asynchronous circuit, decoding, Reed-Solomon codes
42V. R. Devanathan, C. P. Ravikumar, V. Kamakoti Glitch-Aware Pattern Generation and Optimization Framework for Power-Safe Scan Test. Search on Bibsonomy VTS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Low Power ATPG, Glitch Power, IR Drop, Peak Power, Power-profiling
42Yi-Ping You, Chingren Lee, Jenq Kuen Lee Compilers for leakage power reduction. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 2006 DBLP  DOI  BibTeX  RDF Compilers for low power, power-gating mechanisms, leakage-power reduction
42Yi-Ping You, Chung-Wen Huang, Jenq Kuen Lee A sink-n-hoist framework for leakage power reduction. Search on Bibsonomy EMSOFT The full citation details ... 2005 DBLP  DOI  BibTeX  RDF balanced scheduling, compilers for low power, power-gating mechanisms, data-flow analysis, leakage power reduction
42Vivek De Leakage-tolerant design techniques for high performance processors. Search on Bibsonomy ISPD The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
42Mike Tien-Chien Lee, Vivek Tiwari, Sharad Malik, Masahiro Fujita Power analysis and low-power scheduling techniques for embedded DSP software. Search on Bibsonomy ISSS The full citation details ... 1995 DBLP  DOI  BibTeX  RDF circuit state, embedded DSP software, general-purpose commercial microprocessors, instruction-level power model, measurement based power analysis, micro-architectural power model, on-chip Booth multiplier, scheduling, real-time systems, application specific integrated circuits, energy consumption, scheduling algorithm, power analysis, energy minimization, circuit CAD, digital signal processing chips, instruction sets, energy reduction, low-power scheduling, DSP processor
42Jinfeng Liu, Pai H. Chou, Nader Bagherzadeh Power-Aware Task Motion for Enhancing Dynamic Range of Embedded Systems with Renewable Energy Sources. Search on Bibsonomy PACS The full citation details ... 2002 DBLP  DOI  BibTeX  RDF power-aware scheduling/task motion, timing/power constraint modeling, power/performance range, system-level design
42Natarajan Meghanathan, Andras Farago Power sensitive power control in ad networks. Search on Bibsonomy ACM Southeast Regional Conference (2) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF power sensitivity, variable transmission range, mobile ad hoc networks, power control
41Hoi Chan, Jeffrey O. Kephart Green applications: software applications that optimize energy usage. Search on Bibsonomy OOPSLA Companion The full citation details ... 2007 DBLP  DOI  BibTeX  RDF IBM Tivoli Monitoring, green applications, agent, management, power management, power, energy
40Yi-Ping You, Chung-Wen Huang, Jenq Kuen Lee Compilation for compact power-gating controls. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Compilers for low power, balanced scheduling, power-gating mechanisms, data-flow analysis, leakage-power reduction
40Ivan Stojmenovic, Xu Lin Power-Aware Localized Routing in Wireless Networks. Search on Bibsonomy IEEE Trans. Parallel Distrib. Syst. The full citation details ... 2001 DBLP  DOI  BibTeX  RDF Routing, wireless networks, distributed algorithms, power management
40Saumya Chandra, Kanishka Lahiri, Anand Raghunathan, Sujit Dey Considering process variations during system-level power analysis. Search on Bibsonomy ISLPED The full citation details ... 2006 DBLP  DOI  BibTeX  RDF system-on-chip, low power design, process variations, power analysis, power estimation
40Xiaodong Zhang 0010, Kaushik Roy 0001 Design and Synthesis of Low Power Weighted Random Pattern Generator Considering Peak Power Reduction. Search on Bibsonomy DFT The full citation details ... 1999 DBLP  DOI  BibTeX  RDF BIST Synthesis, Weighted Random Pattern Generator, Low Power BIST, Testing, Low Power, Cellular Automata, Peak Power
39Nam Sung Kim, Jun Seomun, Abhishek A. Sinkar, Jungseob Lee, Tae Hee Han, Ken Choi, Youngsoo Shin Frequency and yield optimization using power gates in power-constrained designs. Search on Bibsonomy ISLPED The full citation details ... 2009 DBLP  DOI  BibTeX  RDF optimization, yield, power gate, frequency
39Jorgen Peddersen, Sri Parameswaran CLIPPER: Counter-based Low Impact Processor Power Estimation at Run-time. Search on Bibsonomy ASP-DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF dynamic power optimization, CLIPPER, counter-based low impact processor, run-time power optimization, power consumption, energy consumption
39Mikhail Popovich, Eby G. Friedman, Michael Sotman, Avinoam Kolodny On-chip power distribution grids with multiple supply voltages for high performance integrated circuits. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2005 DBLP  DOI  BibTeX  RDF multiple power supply voltages, power distribution grids, decoupling capacitors, power distribution systems
39Fei Li 0003, Lei He Maximum current estimation considering power gating. Search on Bibsonomy ISPD The full citation details ... 2001 DBLP  DOI  BibTeX  RDF low-power design, ATPG, power estimation, power gating
38Ramon Bertran, Marc González, Xavier Martorell, Nacho Navarro, Eduard Ayguadé Decomposable and responsive power models for multicore processors using performance counters. Search on Bibsonomy ICS The full citation details ... 2010 DBLP  DOI  BibTeX  RDF power estimation, performance counters
38Lijun Gao, Keshab K. Parhi Models for Architectural Power and Power Grid Noise Analysis on Data Bus. Search on Bibsonomy VLSI Signal Processing The full citation details ... 2006 DBLP  DOI  BibTeX  RDF augmented DBT model, SCTA model, STCTA model, power consumption, switching activity, power spectrum, transition probability, power grid noise, transition activity
38Anmol Mathur, Qi Wang Power Reduction Techniques and Flows at RTL and System Level. Search on Bibsonomy VLSI Design The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
38Michael D. Powell, Arijit Biswas, Joel S. Emer, Shubhendu S. Mukherjee, Basit R. Sheikh, Shrirang M. Yardi CAMP: A technique to estimate per-structure power at run-time using a few simple parameters. Search on Bibsonomy HPCA The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
38Man Lung Mui, Kaustav Banerjee, Amit Mehrotra Supply and power optimization in leakage-dominant technologies. Search on Bibsonomy IEEE Trans. on CAD of Integrated Circuits and Systems The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
38Soheil Modirzadeh, Brian Fuller, Sandeep Mirchandani, Jon McDonald, Ran Avinun, Camille Kokozaki It is all about power analysis, exploration and trade-offs. Search on Bibsonomy ISLPED The full citation details ... 2009 DBLP  DOI  BibTeX  RDF IDT, NXP, broadcom, cadence, system design and verification, technical panel, low power, low power design
38Quming Zhou, Lin Zhong 0001, Kartik Mohanram Power signal processing: a new perspective for power analysis and optimization. Search on Bibsonomy ISLPED The full citation details ... 2007 DBLP  DOI  BibTeX  RDF power simulation, power, signal processing, power analysis
38Stefano Gregori, Yunlei Li, Huijuan Li, Jin Liu, Franco Maloberti 2.45 GHz power and data transmission for a low-power autonomous sensors platform. Search on Bibsonomy ISLPED The full citation details ... 2004 DBLP  DOI  BibTeX  RDF RF to DC power conversion, low power clock and data recovery, microwave power transmission, wireless sensor
38Eun-Sun Jung, Nitin H. Vaidya Power aware routing using power control in Ad Hoc networks. Search on Bibsonomy Mobile Computing and Communications Review The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
37Tim Fox, Lou Covey, Susan Mack, David Heacock, Ed P. Huijbregts, Vess Johnson, Avner Kornfeld, Andrew Yang, Paul S. Zuchowski Should our power approach be current? Search on Bibsonomy DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF low-power design, energy consumption, power analysis, leakage current, dynamic power, static power
37John Wei, Chris Rowen Implementing low-power configurable processors: practical options and tradeoffs. Search on Bibsonomy DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF PVT (process, voltage, temperature), configurable embedded processor, dynamic power efficiency, scaled VDD, low-power, leakage power, SOC (system on chip), dynamic power
37Vivek Tiwari, Sharad Malik, Andrew Wolfe, Mike Tien-Chien Lee Instruction Level Power Analysis and Optimization of Software. Search on Bibsonomy VLSI Design The full citation details ... 1996 DBLP  DOI  BibTeX  RDF low power software, embedded systems, low power design, embedded software, power estimation, power optimization
37Inki Hong, Miodrag Potkonjak Power optimization in disk-based real-time application specific systems. Search on Bibsonomy ICCAD The full citation details ... 1996 DBLP  DOI  BibTeX  RDF design process abstractions, disk data assignment, electronic components, magnetic disks, mechanical-electronic subsystems, power consumption model, real-time application specific systems, task scheduling, power optimization, power reduction, power minimization, magnetic disc storage, disk drives
37Milan Milenkovic, Enrique Castro-Leon, James R. Blakley Power-Aware Management in Cloud Data Centers. Search on Bibsonomy CloudCom The full citation details ... 2009 DBLP  DOI  BibTeX  RDF cloud management, virtualization management, energy-proportional computing, power management, power efficiency, power-aware scheduling
37Rita Yu Chen, Mary Jane Irwin, Raminder Singh Bajwa Architecture-level power estimation and design experiments. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 2001 DBLP  DOI  BibTeX  RDF architecture tradeoff, architecture-level power estimation, control unit, energy table, instruction format transition, output signal transition, power analysis and estimation, switch capacitance, low power design, hardware/software codesign, energy model, functional unit, computer-aided design of VLSI
37Jiing-Yuan Lin, Wen-Zen Shen, Jing-Yang Jou A power modeling and characterization method for the CMOS standard cell library. Search on Bibsonomy ICCAD The full citation details ... 1996 DBLP  DOI  BibTeX  RDF power characterization, power consumption, power estimation
37Chia-Chien Weng, Ching-Shang Yang, Shi-Yu Huang RT-level vector selection for realistic peak power simulation. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2007 DBLP  DOI  BibTeX  RDF peak power estimation, vector selection, power modeling
37Nir Magen, Avinoam Kolodny, Uri C. Weiser, Nachum Shamir Interconnect-power dissipation in a microprocessor. Search on Bibsonomy SLIP The full citation details ... 2004 DBLP  DOI  BibTeX  RDF interconnect power, wire spacing, routing, low-power design
37Saraju P. Mohanty, N. Ranganathan, Sunil K. Chappidi Simultaneous peak and average power minimization during datapath scheduling for DSP processors. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2003 DBLP  DOI  BibTeX  RDF average power, datapath scheduling, dynamic frequency clocking, high-level synthesis, peak power, multiple voltages
37John P. Morrison, Philip D. Healy, David A. Power, Keith J. Power The Role of XML Within the WebCom Metacomputing Platform. Search on Bibsonomy Scalable Computing: Practice and Experience The full citation details ... 2005 DBLP  BibTeX  RDF
37Henry Power, B. Febres de Power Second-Kind Integral Equation Formulation for the Slow Motion of a Particle of Arbitrary Shape Near a Plane Wall in a Viscous Fluid. Search on Bibsonomy SIAM Journal of Applied Mathematics The full citation details ... 1993 DBLP  DOI  BibTeX  RDF
36Jinha Park, Sungjoo Yoo, Sunggu Lee, Chanik Park Power Modeling of Solid State Disk for Dynamic Power Management Policy Design in Embedded Systems. Search on Bibsonomy SEUS The full citation details ... 2009 DBLP  DOI  BibTeX  RDF low power states, measurement, power consumption, dynamic power management, Solid state disk, trace-based simulation
36Zhanping Chen, Kaushik Roy 0001, Tan-Li Chou Power sensitivity - a new method to estimate power dissipation considering uncertain specifications of primary inputs. Search on Bibsonomy ICCAD The full citation details ... 1997 DBLP  DOI  BibTeX  RDF Monte Carlo based approach, maximum bounds, minimum bounds, power dissipation estimation, power sensitivity, primary inputs, signal properties, signal switching, uncertain specifications, logic CAD, CMOS logic circuits, power estimation, CMOS circuits, signal probability, statistical technique
36Behrouz Khoshnevis, Babak Hossein Khalaj Optimum Power Selection Algorithms in Aloha Networks: Random and Deterministic Approaches. Search on Bibsonomy IEEE Trans. Wireless Communications The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
36Baozhen Yu, Michael L. Bushnell A novel dynamic power cutoff technique (DPCT) for active leakage reduction in deep submicron CMOS circuits. Search on Bibsonomy ISLPED The full citation details ... 2006 DBLP  DOI  BibTeX  RDF power cutoff, standby current, stacking, leakage current, dynamic power
36Gilberto Contreras, Margaret Martonosi Power prediction for intel XScale processors using performance monitoring unit events. Search on Bibsonomy ISLPED The full citation details ... 2005 DBLP  DOI  BibTeX  RDF XScale, power estimation, power modeling, hardware performance counters
36Chulsung Park, Pai H. Chou Power utility maximization for multiple-supply systems by a load-matching switch. Search on Bibsonomy ISLPED The full citation details ... 2004 DBLP  DOI  BibTeX  RDF load matching, solar-aware, power management, power model, solar energy, photovoltaics
36Michael Benoit, Sandy Taylor, David Overhauser, Steffen Rochel Power distribution in high-performance design. Search on Bibsonomy ISLPED The full citation details ... 1998 DBLP  DOI  BibTeX  RDF power grid, IR drop, power distribution
36Ryan Cochran, Abdullah Nazma Nowroz, Sherief Reda Post-silicon power characterization using thermal infrared emissions. Search on Bibsonomy ISLPED The full citation details ... 2010 DBLP  DOI  BibTeX  RDF power characterization, thermal infrared emissions
35Enric Musoll, Jordi Cortadella Scheduling and resource binding for low power. Search on Bibsonomy ISSS The full citation details ... 1995 DBLP  DOI  BibTeX  RDF data-path power budget, low-power data-paths, scheduling, low power, high level synthesis, high-level synthesis, power consumption, adders, multipliers, logic circuits, data flow graphs, trading off, network synthesis, functional units, resource binding, resource-binding
35Honghai Zhang, Jennifer C. Hou Asymptotic critical total power for k-connectivity of wireless networks. Search on Bibsonomy IEEE/ACM Trans. Netw. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF critical power, wireless networks, connectivity, power control
35Gilberto Contreras, Margaret Martonosi, Jinzhan Peng, Roy Ju, Guei-Yuan Lueh XTREM: a power simulator for the Intel XScale® core. Search on Bibsonomy LCTES The full citation details ... 2004 DBLP  DOI  BibTeX  RDF XORP, XScale, Java, power modeling, hardware performance counters, power measurements
35Tao Li 0006, Lizy Kurian John Run-time modeling and estimation of operating system power consumption. Search on Bibsonomy SIGMETRICS The full citation details ... 2003 DBLP  DOI  BibTeX  RDF low power, operating system, power estimation
35Jinwoo Suh, Dong-In Kang, Stephen P. Crago Dynamic Power Management of Heterogeneous Systems. Search on Bibsonomy IPDPS The full citation details ... 2003 DBLP  DOI  BibTeX  RDF real-time system, heterogeneous system, dynamic power management, power-aware computing
35Sudhanva Gurumurthi, Anand Sivasubramaniam, Mary Jane Irwin, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Tao Li 0006, Lizy Kurian John Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach. Search on Bibsonomy HPCA The full citation details ... 2002 DBLP  DOI  BibTeX  RDF Complete Machine Simulation, SimOS, Power Simulation, Operating System, Power Consumption
35Masanori Muroyama, Tohru Ishihara, Hiroto Yasuura Analysis of Effects of Input Arrival Time Variations on On-Chip Bus Power Consumption. Search on Bibsonomy PATMOS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF Arrival time variation, coupling power, power estiamtion, low power coding, on-chip bus
35Felipe Klein, Guido Araujo, Rodolfo Azevedo, Roberto Leao, Luiz C. V. dos Santos A multi-model power estimation engine for accuracy optimization. Search on Bibsonomy ISLPED The full citation details ... 2007 DBLP  DOI  BibTeX  RDF power macromodeling, powerSC, low power design, systemC, power estimation
35Navin Chaddha, Mohan Vishwanath A low power video encoder with power, memory and bandwidth scalability. Search on Bibsonomy VLSI Design The full citation details ... 1996 DBLP  DOI  BibTeX  RDF low power video encoder, power scalability, memory scalability, bandwidth scalability, portable video, generic block transform, memory rate distortion, perceptually weighted hierarchical vector quantization, 150 to 300 W, 0.8 micron, 1.5 V, video coding, power consumption, transform coding, table lookup, table lookup, CMOS technology, vector quantisation, block codes
34Toshihiro Hattori, Takahiro Irita, Masayuki Ito, Eiji Yamamoto, Hisashi Kato, Go Sado, Tetsuhiro Yamada, Kunihiko Nishiyama, Hiroshi Yagi, Takao Koike, Yoshihiko Tsuchihashi, Motoki Higashida, Hiroyuki Asano, Izumi Hayashibara, Ken Tatezawa, Yasuhisa Shimazaki, Naozumi Morino, Yoshihiko Yasu, Tadashi Hoshi, Yujiro Miyairi, Kazumasa Yanagisawa, Kenji Hirose, Saneaki Tamaki, Shinichi Yoshioka, Toshifumi Ishii, Yusuke Kanno, Hiroyuki Mizuno, Tetsuya Yamada, Naohiko Irie, Reiko Tsuchihashi, Nobuto Arai, Tomohiro Akiyama, Koji Ohno Hierarchical power distribution and power management scheme for a single chip mobile processor. Search on Bibsonomy DAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF mobile processor, partial power off, power domain, VLSI
34Dongsheng Ma, Janet Meiling Wang, Mohankumar N. Somasundaram, Zongqi Hu Design and optimization on dynamic power system for self-powered integrated wireless sensing nodes. Search on Bibsonomy ISLPED The full citation details ... 2005 DBLP  DOI  BibTeX  RDF dynamic power loss control, wireless sensing node, power efficiency, DC-DC converter, charge pump
34Deming Chen, Jason Cong, Yiping Fan Low-power high-level synthesis for FPGA architectures. Search on Bibsonomy ISLPED The full citation details ... 2003 DBLP  DOI  BibTeX  RDF FPGA power reduction, RT-level power estimation, data path optimization
34Xuning Chen, Li-Shiuan Peh Leakage power modeling and optimization in interconnection networks. Search on Bibsonomy ISLPED The full citation details ... 2003 DBLP  DOI  BibTeX  RDF interconnection networks, leakage power, power optimization
34Mark E. Femal, Vincent W. Freeh Safe Overprovisioning: Using Power Limits to Increase Aggregate Throughput. Search on Bibsonomy PACS The full citation details ... 2004 DBLP  DOI  BibTeX  RDF Overprovisioning, managing power limits
34Xiaodong Zhang 0010, Kaushik Roy 0001 Peak Power Reduction in Low Power BIST. Search on Bibsonomy ISQED The full citation details ... 2000 DBLP  DOI  BibTeX  RDF BIST Synthesis, Weighted Random Pattern Generator, Testing, Low Power
34Behrouz Khoshnevis, Babak Hossein Khalaj Analysis of a deterministic power level selection algorithm with small and large power steps for Aloha networks under saturation. Search on Bibsonomy Wireless Networks The full citation details ... 2009 DBLP  DOI  BibTeX  RDF Aloha networks, Binary exponential back-off, Capture effect
34David Meisner, Thomas F. Wenisch Peak power modeling for data center servers with switched-mode power supplies. Search on Bibsonomy ISLPED The full citation details ... 2010 DBLP  DOI  BibTeX  RDF switched-mode power supplies, peak power
34Cheng-Wen Wu On energy efficiency of VLSI testing. Search on Bibsonomy Asian Test Symposium The full citation details ... 1997 DBLP  DOI  BibTeX  RDF test efficiency models, CMOS power consumption model, high testability, high power dissipation, high-power testing, transition activity factor, fabricated chip, testing energy, VLSI, energy efficiency, fault coverage, design optimization, VLSI testing, testing time, test efficiency, testing power
34Ke Ning, David R. Kaeli Bus Power Estimation and Power-Efficient Bus Arbitration for System-on-a-Chip Embedded Systems. Search on Bibsonomy PACS The full citation details ... 2004 DBLP  DOI  BibTeX  RDF Embedded System, Power-Aware, External Memory, Media Processor, Bus Arbitration
33Andreas Brandstädt, Peter Wagner 0002 On k-Versus (k+1)-Leaf Powers. Search on Bibsonomy COCOA The full citation details ... 2008 DBLP  DOI  BibTeX  RDF k-leaf powers, intersection of leaf power classes, comparability of leaf power classes
33Debasis Samanta, Ajit Pal Synthesis of Dual-VT Dynamic CMOS Circuits. Search on Bibsonomy VLSI Design The full citation details ... 2003 DBLP  DOI  BibTeX  RDF nora logic, unate decomposition, low power, Logic synthesis, high performance, leakage power, domino logic, dynamic circuits, dual-VT
33Carlos Montemayor, Marie Sullivan, Jen-Tien Yen, Pete Wilson, Richard Evers, K. R. Kishore The PowerPC 603e microprocessor: an enhanced, low-power, superscalar microprocessor. Search on Bibsonomy ICCD The full citation details ... 1995 DBLP  DOI  BibTeX  RDF PowerPC 603e microprocessor, low-power superscalar microprocessor, portable products, on-chip instruction, cache associativity, bus modes, 120 SPECint92, 105 SPECfp92, die size, software controllable power-down modes, power saving capability, 16 Kbyte, performance evaluation, performance, computer architecture, system design, power consumption, data cache, cache storage, microprocessor chips, frequency, system buses, portable computers, portable computers, transistors, 100 MHz
33Kaveh Shakeri, James D. Meindl Temperature Variable Supply Voltage for Power Reduction. Search on Bibsonomy ISVLSI The full citation details ... 2002 DBLP  DOI  BibTeX  RDF CMOS, Temperature, Power reduction, Dynamic Power, MOSFET, Static Power
33Jinwen Xi, Peixin Zhong A Transaction-Level NoC Simulation Platform with Architecture-Level Dynamic and Leakage Energy Models. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2006 DBLP  DOI  BibTeX  RDF network-on-chip, SystemC, energy model
33Sriram Govindan, Jeonghwan Choi, Bhuvan Urgaonkar, Anand Sivasubramaniam, Andrea Baldini Statistical profiling-based techniques for effective power provisioning in data centers. Search on Bibsonomy EuroSys The full citation details ... 2009 DBLP  DOI  BibTeX  RDF power provisioning, power supply hierarchy, prediction, profiling, data center
33Scott Cromar, Jaeho Lee, Deming Chen FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation. Search on Bibsonomy DAC The full citation details ... 2009 DBLP  DOI  BibTeX  RDF glitch power, FPGA, high-level synthesis, power reduction
33Yonghong Chen, Xing Liu, Vaithianathan Mani Venkatasubramanian Fast Algorithms for Detecting Circular VAR Flows in Large Power-Flow Models. Search on Bibsonomy HICSS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF Loop flows, power-flow studies, Directed graphs, depth-first search, electric power system
33Xiaobo Fan, Wolf-Dietrich Weber, Luiz André Barroso Power provisioning for a warehouse-sized computer. Search on Bibsonomy ISCA The full citation details ... 2007 DBLP  DOI  BibTeX  RDF power provisioning, energy efficiency, power modeling
33Matthias Grumer, Manuel Wendt, Stefan Lickl, Christian Steger, Reinhold Weiss, Ulrich Neffe, Andreas Mühlberger Software Power Peak Reduction on Smart Card Systems Based on Iterative Compiling. Search on Bibsonomy EUC Workshops The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Software power optimization, Peak reduction, Smart card systems, Power profile analysis, Iterative compiling
33Brett H. Meyer, Joshua J. Pieper, JoAnn M. Paul, Jeffrey E. Nelson, Sean M. Pieper, Anthony G. Rowe Power-Performance Simulation and Design Strategies for Single-Chip Heterogeneous Multiprocessors. Search on Bibsonomy IEEE Trans. Computers The full citation details ... 2005 DBLP  DOI  BibTeX  RDF performance analysis, low-power design, power management, System architectures, energy-aware systems, integration and modeling, design aids
Displaying result #1 - #100 of 99086 (100 per page; Change: )
Pages: [1][2][3][4][5][6][7][8][9][10][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license