|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 3 occurrences of 3 keywords
|
|
|
Results
Found 2 publication records. Showing 2 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
96 | Didier Demigny, Lounis Kessal, R. Bourguiba, N. Boudouani |
How to Use High Speed Reconfigurable FPGA for Real Time Image Processing? |
CAMP |
2000 |
DBLP DOI BibTeX RDF |
high speed reconfigurable FPGA, ARDOISE, video frame duration, architectural concepts, partitioning methodology, image segmentation, image segmentation, hardware architecture, real time image processing |
30 | Sophie Bouchoux, El-Bay Bourennane, Johel Mitéran, Michel Paindavoine |
Implementation of JPEG2000 Arithmetic Decoder on a Dynamically Reconfigurable ATMEL FPGA. |
ISVLSI |
2004 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #2 of 2 (100 per page; Change: )
|
|