|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 6 occurrences of 5 keywords
|
|
|
Results
Found 5 publication records. Showing 5 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
88 | Khalid H. Abed, Raymond E. Siferd |
VLSI Implementation of a Low-Power Antilogarithmic Converter. |
IEEE Trans. Computers |
2003 |
DBLP DOI BibTeX RDF |
Antilogarithm, binary logarithm, leading-one detector, logarithmic shifter, logarithmic number system (LNS), low-power circuits |
46 | Suganth Paul, Nikhil Jayakumar, Sunil P. Khatri |
A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations. |
IEEE Trans. Very Large Scale Integr. Syst. |
2009 |
DBLP DOI BibTeX RDF |
|
33 | Hao-Yung Lo, Yoshinao Aoki |
Generation of a Precise Binary Logarithm with Difference Grouping Programmable Logic Array. |
IEEE Trans. Computers |
1985 |
DBLP DOI BibTeX RDF |
ROM's, Arithmetic units error correction, binary antilogarithm generation, binary logarithm generation, differential group programmable logic arrays (DGPLA's), PLA's |
28 | Venkataraman Mahalingam, Nagarajan Ranganathan |
Improving Accuracy in Mitchell's Logarithmic Multiplication Using Operand Decomposition. |
IEEE Trans. Computers |
2006 |
DBLP DOI BibTeX RDF |
interpolation, Computer arithmetic, error analysis, logarithmic number system |
28 | Mark G. Arnold, Thomas A. Bailey, John R. Cowles, Jerry J. Cupal |
Initializing RAM-based logarithmic processors. |
J. VLSI Signal Process. |
1992 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #5 of 5 (100 per page; Change: )
|
|