|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 20 occurrences of 16 keywords
|
|
|
Results
Found 23 publication records. Showing 23 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
101 | Mehrdad Reshadi, Daniel Gajski |
A cycle-accurate compilation algorithm for custom pipelined datapaths. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CODES+ISSS ![In: Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2005, Jersey City, NJ, USA, September 19-21, 2005, pp. 21-26, 2005, ACM, 1-59593-161-9. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
NISC, cycle-accurate compiler, scheduling |
96 | Mehrdad Reshadi, Bita Gorjiara, Daniel D. Gajski |
Utilizing Horizontal and Vertical Parallelism with a No-Instruction-Set Compiler for Custom Datapaths. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCD ![In: 23rd International Conference on Computer Design (ICCD 2005), 2-5 October 2005, San Jose, CA, USA, pp. 69-76, 2005, IEEE Computer Society, 0-7695-2451-6. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
80 | Chetan Murthy, Prabhat Mishra 0001 |
Bitmask-based control word compression for NISC architectures. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Great Lakes Symposium on VLSI ![In: Proceedings of the 19th ACM Great Lakes Symposium on VLSI 2009, Boston Area, MA, USA, May 10-12 2009, pp. 321-326, 2009, ACM, 978-1-60558-522-2. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
no instruction set computer, compression |
72 | Bita Gorjiara, Mehrdad Reshadi, Daniel Gajski |
Merged Dictionary Code Compression for FPGA Implementation of Custom Microcoded PEs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Trans. Reconfigurable Technol. Syst. ![In: ACM Trans. Reconfigurable Technol. Syst. 1(2), pp. 11:1-11:21, 2008. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
Microcoded architectures, dictionary based compression, no-instruction-set computer, FPGA, memory optimization |
72 | Bita Gorjiara, Daniel Gajski |
FPGA-friendly code compression for horizontal microcoded custom IPs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPGA ![In: Proceedings of the ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays, FPGA 2007, Monterey, California, USA, February 18-20, 2007, pp. 108-115, 2007, ACM, 978-1-59593-600-4. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
dictionary-based compression, microcoded architectures, no-instruction-set computer, FPGA, memory optimization |
56 | Bita Gorjiara, Mehrdad Reshadi, Daniel D. Gajski |
Designing a custom architecture for DCT using NISC technology. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASP-DAC ![In: Proceedings of the 2006 Conference on Asia South Pacific Design Automation: ASP-DAC 2006, Yokohama, Japan, January 24-27, 2006, pp. 116-117, 2006, IEEE, 0-7803-9451-8. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
56 | Bita Gorjiara, Daniel D. Gajski |
Custom Processor Design Using NISC: A Case-Study on DCT algorithm. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ESTIMedia ![In: Proceedings of the 2005 3rd Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2005, September 22-23, 2005, New York Metropolitan Area, USA, pp. 55-60, 2005, IEEE Computer Society, 0-7803-9347-3. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
31 | Fuchun Lin, Chaoping Xing, Yizhou Yao, Chen Yuan 0003 |
Amortized NISC over ℤ2k from RMFE. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IACR Cryptol. ePrint Arch. ![In: IACR Cryptol. ePrint Arch. 2023, pp. 1363, 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP BibTeX RDF |
|
31 | Yuval Ishai, Dakshita Khurana, Amit Sahai, Akshayaram Srinivasan |
Black-Box Reusable NISC with Random Oracles. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IACR Cryptol. ePrint Arch. ![In: IACR Cryptol. ePrint Arch. 2023, pp. 514, 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP BibTeX RDF |
|
31 | Fuchun Lin, Chaoping Xing, Yizhou Yao, Chen Yuan 0003 |
Amortized NISC over $\mathbb {Z}_{2^k}$ from RMFE. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASIACRYPT (1) ![In: Advances in Cryptology - ASIACRYPT 2023 - 29th International Conference on the Theory and Application of Cryptology and Information Security, Guangzhou, China, December 4-8, 2023, Proceedings, Part I, pp. 38-70, 2023, Springer, 978-981-99-8720-7. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
31 | Yuval Ishai, Dakshita Khurana, Amit Sahai, Akshayaram Srinivasan |
Black-Box Reusable NISC with Random Oracles. ![Search on Bibsonomy](Pics/bibsonomy.png) |
EUROCRYPT (2) ![In: Advances in Cryptology - EUROCRYPT 2023 - 42nd Annual International Conference on the Theory and Applications of Cryptographic Techniques, Lyon, France, April 23-27, 2023, Proceedings, Part II, pp. 68-97, 2023, Springer, 978-3-031-30616-7. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
31 | Mostafa Rizk, Amer Baghdadi, Michel Jézéquel, Youssef Atat, Yasser Mohanna |
NISC-Based MIMO MMSE Detector. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Circuits Syst. Comput. ![In: J. Circuits Syst. Comput. 30(4), pp. 2150069:1-2150069:35, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
31 | Fabrice Benhamouda, Huijia Lin |
Mr NISC: Multiparty Reusable Non-Interactive Secure Computation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
TCC (2) ![In: Theory of Cryptography - 18th International Conference, TCC 2020, Durham, NC, USA, November 16-19, 2020, Proceedings, Part II, pp. 349-378, 2020, Springer, 978-3-030-64377-5. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
31 | Mostafa Rizk, Amer Baghdadi, Michel Jézéquel, Ali Chamas Al Ghouwayel |
NISC Design Experience of Flexible Architectures for Digital Communication Applications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCA ![In: 2018 International Conference on Computer and Applications (ICCA), Beirut, Lebanon, August 25-26, 2018, pp. 123-129, 2018, IEEE, 978-1-5386-4371-6. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
31 | Imen Debbabi, Bertrand Le Gal, Nadia Khouja, Fethi Tlili, Christophe Jégo |
ADMM hardware decoder for regular LDPC codes using a NISC-based architecture. ![Search on Bibsonomy](Pics/bibsonomy.png) |
WCNC ![In: 2018 IEEE Wireless Communications and Networking Conference, WCNC 2018, Barcelona, Spain, April 15-18, 2018, pp. 1-6, 2018, IEEE, 978-1-5386-1734-2. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
31 | Mostafa Rizk, Amer Baghdadi, Michel Jézéquel, Yasser Mohanna, Youssef Atat |
NISC-Based Soft-Input-Soft-Output Demapper. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. II Express Briefs ![In: IEEE Trans. Circuits Syst. II Express Briefs 62-II(11), pp. 1098-1102, 2015. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
31 | Bertrand Le Gal, Christophe Jégo, Camille Leroux |
A Flexible NISC-Based LDPC Decoder. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Signal Process. ![In: IEEE Trans. Signal Process. 62(10), pp. 2469-2479, 2014. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
31 | Mostafa Rizk, Amer Baghdadi, Michel Jézéquel, Yasser Mohanna, Youssef Atat |
Design and prototyping flow of NISC-based flexible MIMO turbo-equalizer. ![Search on Bibsonomy](Pics/bibsonomy.png) |
RSP ![In: 25nd IEEE International Symposium on Rapid System Prototyping, RSP 2014, New Delhi, India, October 16-17, 2014, pp. 16-21, 2014, IEEE. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
31 | Kanad Basu, Chetan Murthy, Prabhat Mishra 0001 |
Bitmask aware compression of NISC control words. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Integr. ![In: Integr. 46(2), pp. 131-141, 2013. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
31 | Mohamed Wasfy Hassan, Ahmed A. Abouel Farag, Yasser Y. Hanafy |
NOA'S-Arc: NISC based, optimized array scalable architecture. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MWSCAS ![In: IEEE 56th International Midwest Symposium on Circuits and Systems, MWSCAS 2013, Columbus, OH, USA, August 4-7, 2013, pp. 1346-1349, 2013, IEEE. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
29 | Mehrdad Reshadi, Bita Gorjiara, Daniel Gajski |
C-based design flow: a case study on G.729A for voice over internet protocol (VoIP). ![Search on Bibsonomy](Pics/bibsonomy.png) |
DAC ![In: Proceedings of the 45th Design Automation Conference, DAC 2008, Anaheim, CA, USA, June 8-13, 2008, pp. 72-75, 2008, ACM, 978-1-60558-115-6. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
C-based design flow, C-to-RTL, G729A, NISC, HLS, VoIP, ASIP |
29 | Bita Gorjiara, Daniel Gajski |
Automatic architecture refinement techniques for customizing processing elements. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DAC ![In: Proceedings of the 45th Design Automation Conference, DAC 2008, Anaheim, CA, USA, June 8-13, 2008, pp. 379-384, 2008, ACM, 978-1-60558-115-6. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
GNR, nanocoded architectures, no-instruction-set computer (NISC), refinement, high-level synthesis, power, ASIP, datapath, netlist |
29 | Bita Gorjiara, Mehrdad Reshadi, Pramod Chandraiah, Daniel Gajski |
Generic netlist representation for system and PE level design exploration. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CODES+ISSS ![In: Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2006, Seoul, Korea, October 22-25, 2006, pp. 282-287, 2006, ACM, 1-59593-370-0. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
GNR, NISC, modeling, synthesis, system design, architecture description language, application-specific processor |
Displaying result #1 - #23 of 23 (100 per page; Change: )
|
|