|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 10 occurrences of 10 keywords
|
|
|
Results
Found 18 publication records. Showing 18 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
68 | N. Oguchi, Y.-M. Chen, J. Ogawa, T. Tsuruoka, Tomohiko Taniguchi, S. Nojima |
RISP: Address Resolution Protocol in Network Layer. ![Search on Bibsonomy](Pics/bibsonomy.png) |
LCN ![In: Proceedings 23rd Conference on Local Computer Networks, Boston, Massachusetts, USA, October 11-14, 1998, pp. 99-108, 1998, IEEE Computer Society, 0-8186-8810-6. The full citation details ...](Pics/full.jpeg) |
1998 |
DBLP DOI BibTeX RDF |
Address Resolution Protocol, NBMA, Shortcut Routing, RISP, ATM, IP |
32 | Yannik Kalbas, Hoijoon Jung, John Ricklin, Ge Jin, Mingjian Li, Thomas Rauer, Shervin Dehghani, Nassir Navab, Jinman Kim, Hans-Christoph Pape, Sandro-Michael Heining |
Remote Interactive Surgery Platform (RISP): Proof of Concept for an Augmented-Reality-Based Platform for Surgical Telementoring. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Imaging ![In: J. Imaging 9(3), pp. 56, 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
32 | Kumarjit Ray, Nabajyoti Medhi, Rajdeep Ghosh, Pritindra Das, Vicky Kumar Deka, Sudip Misra |
RISP-SDN: Reputation Aware IoMT Service Provisioning Using SDN in Edge/Fog-Based Systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
GLOBECOM ![In: IEEE Global Communications Conference, GLOBECOM 2023, Kuala Lumpur, Malaysia, December 4-8, 2023, pp. 510-515, 2023, IEEE, 979-8-3503-1090-0. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
32 | Pingchuan Ma 0002, Tao Du 0001, Joshua B. Tenenbaum, Wojciech Matusik, Chuang Gan |
RISP: Rendering-Invariant State Predictor with Differentiable Simulation and Rendering for Cross-Domain Parameter Estimation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/2205.05678, 2022. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
32 | James S. Plank, Chaohui Zheng, Bryson Gullett, Nicholas D. Skuda, Charles Rizzo, Catherine D. Schuman, Garrett S. Rose |
The Case for RISP: A Reduced Instruction Spiking Processor. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/2206.14016, 2022. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
32 | Pingchuan Ma 0002, Tao Du 0001, Joshua B. Tenenbaum, Wojciech Matusik, Chuang Gan |
RISP: Rendering-Invariant State Predictor with Differentiable Simulation and Rendering for Cross-Domain Parameter Estimation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICLR ![In: The Tenth International Conference on Learning Representations, ICLR 2022, Virtual Event, April 25-29, 2022, 2022, OpenReview.net. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP BibTeX RDF |
|
32 | Carlos J. Vélez-Rivera, Emmanuel Arzuaga-Cruz, Fabio Andrade 0001, Agustin A. Irizarry-Rivera |
RISP: Tunable Fault-Tolerance for Distributed Iterative Numerical Solvers for the Smart Grid. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IECON ![In: IECON 2021 - 47th Annual Conference of the IEEE Industrial Electronics Society, Toronto, ON, Canada, October 13-16, 2021, pp. 1-6, 2021, IEEE, 978-1-6654-3554-3. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
32 | Xiaojia Song, Tao Xie 0004, Wen Pan |
RISP: A Reconfigurable In-Storage Processing Framework with Energy-Awareness. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CCGrid ![In: 18th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, CCGRID 2018, Washington, DC, USA, May 1-4, 2018, pp. 193-202, 2018, IEEE Computer Society, 978-1-5386-5815-4. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
32 | Jörn Hoffmann 0001, Martin Bogdan |
Cyfield-RISP: An OpenCL-generated processor for reconfigurable hardware. ![Search on Bibsonomy](Pics/bibsonomy.png) |
HPCS ![In: International Conference on High Performance Computing & Simulation, HPCS 2014, Bologna, Italy, 21-25 July, 2014, pp. 703-706, 2014, IEEE, 978-1-4799-5312-7. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
32 | Jörn Hoffmann 0001, Frank Güttler, Karim El-Laithy, Martin Bogdan |
Cyfield-RISP: Generating Dynamic Instruction Set Processors for Reconfigurable Hardware Using OpenCL. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICANN (1) ![In: Artificial Neural Networks and Machine Learning - ICANN 2012 - 22nd International Conference on Artificial Neural Networks, Lausanne, Switzerland, September 11-14, 2012, Proceedings, Part I, pp. 169-176, 2012, Springer, 978-3-642-33268-5. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
32 | Chao Wang 0003, Huizhen Zhang, Xuehai Zhou, Jinsong Ji, Aili Wang 0003 |
Tool Chain Support with Dynamic Profiling for RISP. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISPA ![In: IEEE International Symposium on Parallel and Distributed Processing with Applications, ISPA 2011, Busan, Korea, 26-28 May, 2011, pp. 155-160, 2011, IEEE Computer Society, 978-1-4577-0391-1. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
reconfigurable instruction set processor, code mapping, retargetable compilation, dynamic profiling |
32 | Jing Tong, Peng Jiang, Zuhong Lu |
RISP: A web-based server for prediction of RNA-binding sites in proteins. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Comput. Methods Programs Biomed. ![In: Comput. Methods Programs Biomed. 90(2), pp. 148-153, 2008. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
32 | Uwe Kreibaum |
Entwurf und Integration eines anwenderorientierten Fuzzy-Entwicklungssystems in die Prozessmanagementumgebung RISP. ![Search on Bibsonomy](Pics/bibsonomy.png) |
|
1994 |
RDF |
|
32 | Ulrich Kaiser |
RISP, eine digitale Signalprozessor-Architektur mit reduziertem Befehlssatz für Wellen-Digitalfilter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
|
1991 |
RDF |
|
32 | Charles R. Weisbin, William R. Hamel, D. P. Kuban, S. A. Meacham, François G. Pin |
R&D Profile Section: The Robotics and Intelligent Systems Program (RISP) at the Oak Ridge National Laboratory. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Robotica ![In: Robotica 7(2), pp. 101-111, 1989. The full citation details ...](Pics/full.jpeg) |
1989 |
DBLP DOI BibTeX RDF |
|
28 | José Manuel Moya, Javier Rodríguez Escolar, Julio Martín, Juan Carlos Vallejo, Pedro Malagón, Álvaro Araujo, Juan-Mariano de Goyeneche, Agustín Rubio, Elena Romero, Daniel Villanueva, Octavio Nieto-Taladriz, Carlos A. López-Barrio |
SORU: A Reconfigurable Vector Unit for Adaptable Embedded Systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ARC ![In: Reconfigurable Computing: Architectures, Tools and Applications, 5th International Workshop, ARC 2009, Karlsruhe, Germany, March 16-18, 2009. Proceedings, pp. 255-260, 2009, Springer, 978-3-642-00640-1. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
Application-transparent adaptation, Ubiquitous computing, Reconfigurable hardware, Adaptable architectures |
28 | Nikolaos Vassiliadis, George Theodoridis, Spiridon Nikolaidis 0001 |
Enhancing a Reconfigurable Instruction Set Processor with Partial Predication and Virtual Opcode Support. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ARC ![In: Reconfigurable Computing: Architectures and Applications, Second International Workshop, ARC 2006, Delft, The Netherlands, March 1-3, 2006, Revised Selected Papers, pp. 217-229, 2006, Springer. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
28 | Francisco Barat, Rudy Lauwereins, Geert Deconinck |
Reconfigurable Instruction Set Processors from a Hardware/Software Perspective. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Software Eng. ![In: IEEE Trans. Software Eng. 28(9), pp. 847-862, 2002. The full citation details ...](Pics/full.jpeg) |
2002 |
DBLP DOI BibTeX RDF |
Reconfigurable instruction set processor overview, compiler, microprocessor, reconfigurable logic |
Displaying result #1 - #18 of 18 (100 per page; Change: )
|
|