|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 1 occurrences of 1 keywords
|
|
|
Results
Found 5 publication records. Showing 5 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
131 | Mustafa Gök, Metin Mete Özbilen |
Evaluation of Sticky-Bit Generation Methods for Floating-Point Multipliers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Signal Process. Syst. ![In: J. Signal Process. Syst. 56(1), pp. 51-57, 2009. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
Floating-point multiplier, Sticky-bit, Rounding |
36 | Mark A. Erle, Michael J. Schulte, Brian J. Hickmann |
Decimal Floating-Point Multiplication Via Carry-Save Addition. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Symposium on Computer Arithmetic ![In: 18th IEEE Symposium on Computer Arithmetic (ARITH-18 2007), 25-27 June 2007, Montpellier, France, pp. 46-55, 2007, IEEE Computer Society, 0-7695-2854-6. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
36 | Merav Aharoni, Sigal Asaf, Ron Maharik, Ilan Nehama, Ilya Nikulshin, Abraham Ziv |
Solving Constraints on the Invisible Bits of the Intermediate Result for Floating-Point Verification. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Symposium on Computer Arithmetic ![In: 17th IEEE Symposium on Computer Arithmetic (ARITH-17 2005), 27-29 June 2005, Cape Cod, MA, USA, pp. 76-83, 2005, IEEE Computer Society, 0-7695-2366-8. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
27 | I. V. Ushenina, E. V. Chirkova |
Implementing Sticky Bit Generators Based on FPGA Carry-Chains for Floating-Point Adders. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CSOC (3) ![In: Applied Informatics and Cybernetics in Intelligent Systems - Proceedings of the 9th Computer Science On-line Conference 2020, Volume 3, pp. 10-20, 2020, Springer, 978-3-030-51973-5. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
18 | J. Arjun Prabhu, Gregory B. Zyner |
167 MHz Radix-8 Divide and Square Root Using Overlapped Radix-2 Stages. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Symposium on Computer Arithmetic ![In: 12th Symposium on Computer Arithmetic (ARITH-12 '95), July 19-21, 1995, Bath, England, UK, pp. 155-162, 1995, IEEE Computer Society, 0-8186-7089-4. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #5 of 5 (100 per page; Change: )
|
|