Search results for "SuperSPARC"

Found 6 publication records. Showing 6 according to the selection in the facets

Hits ?▲	Authors	Title	Venue	Year	Link	Author keywords
104	Hong Hao, Kanti Bhabuthmal	Clock controller design in SuperSPARC II microprocessor.	ICCD	1995	DBLP DOI BibTeX RDF	SuperSPARC II, internal clock pulses, internal clock, free running mode, IEEE 1149.1 interface, microprocessor, clocks, microprocessor chips, clock controller
57	Wesley K. Kaplow, William Maniatty, Boleslaw K. Szymanski	Impact of memory hierarchy on program partitioning and scheduling.	HICSS (2)	1995	DBLP DOI BibTeX RDF	parallel program scheduling, nonlinear cache-miss rates, loop nest execution simulation, architecturally parameterized cache simulator, loop range, cache-miss ratio, loop interchange, iteration-space blocking, program runtime estimation, IBM 9076 SP1, SuperSPARC, scheduling, parallel programming, optimisation, memory hierarchy, processor scheduling, software performance evaluation, memory architecture, cache storage, program optimization, cache performance, program control structures, program partitioning, Intel i860
49	Umesh Krishnaswamy, Isaac D. Scherson	Micro-Architecture Evaluation Using Performance Vectors.	SIGMETRICS	1996	DBLP DOI BibTeX RDF
25	Umesh Krishnaswamy, Isaac D. Scherson	A Framework for Computer Performance Evaluation Using Benchmark Sets.	IEEE Trans. Computers	2000	DBLP DOI BibTeX RDF	Computer performance evaluation, benchmark sets, performance vectors, performance modeling, superscalar processors, vector computers
25	Jörn Schneider, Christian Ferdinand	Pipeline Behavior Prediction for Superscalar Processors by Abstract Interpretation.	Workshop on Languages, Compilers, and Tools for Embedded Systems	1999	DBLP DOI BibTeX RDF
25	Alvin R. Lebeck, David A. Wood 0001	Active Memory: A New Abstraction for Memory-System Simulation.	SIGMETRICS	1995	DBLP DOI BibTeX RDF

Displaying result #1 - #6 of 6 (100 per page; Change: )