|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 49 occurrences of 36 keywords
|
|
|
Results
Found 49 publication records. Showing 49 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
112 | Ghassan Shobaki, Kent D. Wilken |
Optimal Superblock Scheduling Using Enumeration. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MICRO ![In: 37th Annual International Symposium on Microarchitecture (MICRO-37 2004), 4-8 December 2004, Portland, OR, USA, pp. 283-293, 2004, IEEE Computer Society, 0-7695-2126-6. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
global instruction scheduling, compiler optimizations, enumeration, optimal scheduling, superblock |
106 | Tyrel Russell, Abid M. Malik, Michael Chase, Peter van Beek |
Learning Heuristics for the Superblock Instruction Scheduling Problem. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Knowl. Data Eng. ![In: IEEE Trans. Knowl. Data Eng. 21(10), pp. 1489-1502, 2009. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
|
87 | Abid M. Malik, Michael Chase, Tyrel Russell, Peter van Beek |
An Application of Constraint Programming to Superblock Instruction Scheduling. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CP ![In: Principles and Practice of Constraint Programming, 14th International Conference, CP 2008, Sydney, Australia, September 14-18, 2008. Proceedings, pp. 97-111, 2008, Springer, 978-3-540-85957-4. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
87 | Mark Heffernan, Kent D. Wilken, Ghassan Shobaki |
Data-Dependency Graph Transformations for Superblock Scheduling. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MICRO ![In: 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-39 2006), 9-13 December 2006, Orlando, Florida, USA, pp. 77-88, 2006, IEEE Computer Society, 0-7695-2732-9. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
83 | Alexandre E. Eichenberger, Waleed Meleis |
Balance Scheduling: Weighting Branch Tradeoffs in Superblocks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MICRO ![In: Proceedings of the 32nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 32, Haifa, Israel, November 16-18, 1999, pp. 272-283, 1999, ACM/IEEE Computer Society, 0-7695-0437-X. The full citation details ...](Pics/full.jpeg) |
1999 |
DBLP DOI BibTeX RDF |
ILP compiler technique, weighted completion time, lower bound, scheduling heuristic, Superblock |
68 | Jeong-Uk Kang, Heeseung Jo, Jinsoo Kim 0001, Joonwon Lee |
A superblock-based flash translation layer for NAND flash memory. ![Search on Bibsonomy](Pics/bibsonomy.png) |
EMSOFT ![In: Proceedings of the 6th ACM & IEEE International conference on Embedded software, EMSOFT 2006, October 22-25, 2006, Seoul, Korea, pp. 161-170, 2006, ACM, 1-59593-542-8. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
NAND flash memory, address translation, flash translation layer (FTL) |
64 | Waleed Meleis, Alexandre E. Eichenberger, Ivan D. Baev |
Scheduling Superblocks with Bound-Based Branch Trade-Offs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 50(8), pp. 784-797, 2001. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
ILP compiler technique, lower bound, scheduling heuristic, Superblock |
58 | Dawoon Jung 0001, Jeong-Uk Kang, Heeseung Jo, Jinsoo Kim 0001, Joonwon Lee |
Superblock FTL: A superblock-based flash translation layer with a hybrid address translation scheme. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Trans. Embed. Comput. Syst. ![In: ACM Trans. Embed. Comput. Syst. 9(4), pp. 40:1-40:41, 2010. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
|
54 | Paul Lokuciejewski, Timon Kelter, Peter Marwedel |
Superblock-Based Source Code Optimizations for WCET Reduction. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CIT ![In: 10th IEEE International Conference on Computer and Information Technology, CIT 2010, Bradford, West Yorkshire, UK, June 29-July 1, 2010, pp. 1918-1925, 2010, IEEE Computer Society, 978-0-7695-4108-2. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
Optimizations, Embedded Systems, Real-Time, Compiler, WCET, Superblock |
54 | Richard E. Hank, Scott A. Mahlke, Roger A. Bringmann, John C. Gyllenhaal, Wen-mei W. Hwu |
Superblock formation using static program analysis. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MICRO ![In: Proceedings of the 26th Annual International Symposium on Microarchitecture, Austin, Texas, USA, November 1993, pp. 247-255, 1993, ACM / IEEE Computer Society, 0-8186-5280-2. The full citation details ...](Pics/full.jpeg) |
1993 |
DBLP DOI BibTeX RDF |
optimization, VLIW, superscalar, static program analysis, superblock, code scheduling |
45 | Thomas M. Conte, Kishore N. Menezes, Mary Ann Hirsch |
Accurate and Practical Profile-driven Compilation Using the Profile Buffer. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MICRO ![In: Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 29, Paris, France, December 2-4, 1996, pp. 36-45, 1996, ACM/IEEE Computer Society, 0-8186-7641-8. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
profile buffer, superblock scheduling, profiling, compiler optimization, instruction-level parallelism |
39 | Xianfeng Zhao |
Structural Optimization on Superscalar Processors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CSSE (3) ![In: International Conference on Computer Science and Software Engineering, CSSE 2008, Volume 3: Grid Computing / Distributed and Parallel Computing / Information Security, December 12-14, 2008, Wuhan, China, pp. 427-430, 2008, IEEE Computer Society. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
39 | Daniel M. Lavery, Wen-mei W. Hwu |
Modulo Scheduling of Loops in Control-intensive Non-numeric Programs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MICRO ![In: Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 29, Paris, France, December 2-4, 1996, pp. 126-137, 1996, ACM/IEEE Computer Society, 0-8186-7641-8. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
control-intensive, modulo variable expansion, instruction-level parallelism, software pipelining, speculation, modulo scheduling |
29 | Ngoc An Nguyen, Joerg Schweizer, Federico Rupi, Sofia Palese, Leonardo Posati |
Superblock Design and Evaluation by a Microscopic Door-to-Door Simulation Approach. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISPRS Int. J. Geo Inf. ![In: ISPRS Int. J. Geo Inf. 13(3), pp. 77, February 2024. The full citation details ...](Pics/full.jpeg) |
2024 |
DBLP DOI BibTeX RDF |
|
29 | Weidong Zhang, Zhenxing Dong, Yan Zhu |
EddySuperblock: Improving NAND Flash Efficiency and Lifetime by Endurance-Driven Dynamic Superblock Management. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Very Large Scale Integr. Syst. ![In: IEEE Trans. Very Large Scale Integr. Syst. 30(1), pp. 95-107, 2022. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
29 | Hao Cao, Shaozhong Guo, Jiangwei Hao, Yuanyuan Xia, Jinchen Xu |
Superblock-based performance optimization for Sunway Math Library on SW26010 many-core processor. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Supercomput. ![In: J. Supercomput. 78(4), pp. 4827-4849, 2022. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
29 | Davide Tebaldi |
PMSM Simulink Superblock and Matlab App for PMSM Parameters Estimation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
|
2022 |
DOI RDF |
|
29 | Cyril Six, Léo Gourdin, Sylvain Boulmé, David Monniaux, Justus Fasse, Nicolas Nardino |
Formally verified superblock scheduling. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CPP ![In: CPP '22: 11th ACM SIGPLAN International Conference on Certified Programs and Proofs, Philadelphia, PA, USA, January 17 - 18, 2022, pp. 40-54, 2022, ACM, 978-1-4503-9182-5. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
29 | Shunzhuo Wang, Fei Wu 0005, Chengmo Yang, Jiaona Zhou, Changsheng Xie, Jiguang Wan |
WAS: Wear Aware Superblock Management for Prolonging SSD Lifetime. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DAC ![In: Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019, Las Vegas, NV, USA, June 02-06, 2019, pp. 213, 2019, ACM, 978-1-4503-6725-7. The full citation details ...](Pics/full.jpeg) |
2019 |
DBLP DOI BibTeX RDF |
|
29 | Junxue Zhang 0001, Fang Dong 0001, Dian Shen, Jiahui Jin, Junzhou Luo |
Superblock: An Application-Aware Dynamic Partition Strategy for Large-Scale Graph. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CBD ![In: Third International Conference on Advanced Cloud and Big Data, CBD 2015, Yangzhou, Jiangsu, China, October 30 - Nov. 1, 2015, pp. 167-174, 2015, IEEE Computer Society, 978-1-4673-8537-4. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
29 | John M. Ye, Hui Yan, Honglun Hou, Tianzhou Chen |
Potential thread-level-parallelism exploration with superblock reordering. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Computing ![In: Computing 96(6), pp. 545-564, 2014. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
29 | Xin Li 0002, Zhaoyan Shen, Lei Ju 0001, Zhiping Jia |
SRFTL: An Adaptive Superblock-Based Real-Time Flash Translation Layer for NAND Flash Memory. ![Search on Bibsonomy](Pics/bibsonomy.png) |
HPCC/CSS/ICESS ![In: 2014 IEEE International Conference on High Performance Computing and Communications, 6th IEEE International Symposium on Cyberspace Safety and Security, 11th IEEE International Conference on Embedded Software and Systems, HPCC/CSS/ICESS 2014, Paris, France, August 20-22, 2014, pp. 332-339, 2014, IEEE, 978-1-4799-6123-8. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
29 | Ning Lu, In-Sung Choi, Shin-Dug Kim |
A flash-aware write buffer scheme to enhance the performance of superblock-based NAND flash storage systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Microprocess. Microsystems ![In: Microprocess. Microsystems 37(3), pp. 345-357, 2013. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
29 | Marco Kaufmann, Rainer G. Spallek |
Superblock compilation and other optimization techniques for a Java-based DPT machine emulator. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VEE ![In: ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments (co-located with ASPLOS 2013), VEE '13, Houston, TX, USA, March 16-17, 2013, pp. 33-40, 2013, ACM, 978-1-4503-1266-0. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
29 | Michael Chase, Abid M. Malik, Tyrel Russell, R. Wayne Oldford, Peter van Beek |
A computational study of heuristic and exact techniques for superblock instruction scheduling. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Sched. ![In: J. Sched. 15(6), pp. 743-756, 2012. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
29 | John M. Ye, Tianzhou Chen |
Exploring Potential Parallelism of Sequential Programs with Superblock Reordering. ![Search on Bibsonomy](Pics/bibsonomy.png) |
HPCC-ICESS ![In: 14th IEEE International Conference on High Performance Computing and Communication & 9th IEEE International Conference on Embedded Software and Systems, HPCC-ICESS 2012, Liverpool, United Kingdom, June 25-27, 2012, pp. 9-16, 2012, IEEE Computer Society, 978-1-4673-2164-8. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
29 | Timon Kelter |
Superblock-basierte Quellcodeoptimierungen zur WCET-Reduktion. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Echtzeit ![In: Eingebettete Systeme - Echtzeit 2010, Fachtagung des gemeinsamen Fachausschusses Echtzeitsysteme der Gesellschaft für Informatik e.V. (GI), VDI/VDE-Gesellschaft für Mess- und Automatisierungstechnik (GMA) und der Informationstechnischen Gesellschaft im VDE (ITG), Boppard, 18./19. November 2010, pp. 61-70, 2010, Springer, 978-3-642-16188-9. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
|
29 | Sweta Verma, Ranjit Biswas, J. B. Singh |
Extension of Superblock Technique to Hyperblock Using Predicate Hierarchy Graph. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IC3 (2) ![In: Contemporary Computing - Third International Conference, IC3 2010, Noida, India, August 9-11, 2010, Proceedings, Part II, pp. 217-229, 2010, Springer, 978-3-642-14824-8. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
|
29 | Jung-Wook Park, Gi-Ho Park, Charles C. Weems, Shin-Dug Kim |
Sub-grouped superblock management for high-performance flash storages. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEICE Electron. Express ![In: IEICE Electron. Express 6(6), pp. 297-303, 2009. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
|
29 | Anthony M. Castaldo, R. Clint Whaley, Anthony T. Chronopoulos |
Reducing Floating Point Error in Dot Product Using the Superblock Family of Algorithms. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SIAM J. Sci. Comput. ![In: SIAM J. Sci. Comput. 31(2), pp. 1156-1174, 2008. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
29 | Anjali Mahajan, M. Sadique Ali |
Superblock scheduling using genetic programming for embedded systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE ICCI ![In: Proceedings of the Seventh IEEE International Conference on Cognitive Informatics, ICCI 2008, Stanford University, California, USA, August 14-16, 2008, pp. 261-266, 2008, IEEE Computer Society, 978-1-4244-2538-9. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
29 | Michael Hicks 0002, Colin Egan, Bruce Christianson, Patrick Quick |
Reducing the Branch Power Cost in Embedded Processors Through Static Scheduling, Profiling and SuperBlock Formation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Asia-Pacific Computer Systems Architecture Conference ![In: Advances in Computer Systems Architecture, 11th Asia-Pacific Conference, ACSAC 2006, Shanghai, China, September 6-8, 2006, Proceedings, pp. 366-372, 2006, Springer, 3-540-40056-7. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
29 | Wen-mei W. Hwu, Scott A. Mahlke, William Y. Chen, Pohua P. Chang, Nancy J. Warter, Roger A. Bringmann, Roland G. Ouellette, Richard E. Hank, Tokuzo Kiyohara, Grant E. Haab, John G. Holm, Daniel M. Lavery |
The superblock: An effective technique for VLIW and superscalar compilation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Supercomput. ![In: J. Supercomput. 7(1-2), pp. 229-248, 1993. The full citation details ...](Pics/full.jpeg) |
1993 |
DBLP DOI BibTeX RDF |
|
25 | Spyridon Triantafyllis, Matthew J. Bridges, Easwaran Raman, Guilherme Ottoni, David I. August |
A framework for unrestricted whole-program optimization. ![Search on Bibsonomy](Pics/bibsonomy.png) |
PLDI ![In: Proceedings of the ACM SIGPLAN 2006 Conference on Programming Language Design and Implementation, Ottawa, Ontario, Canada, June 11-14, 2006, pp. 61-71, 2006, ACM, 1-59593-320-4. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
interprocedural optimization, procedure unification, region encapsulation, region formation, whole-program analysis, whole-program optimization, specialization, interprocedural analysis, inlining, path-sensitive analysis, superblock, region-based compilation |
25 | Gang Chen, Michael D. Smith 0001 |
Reorganizing global schedules for register allocation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
International Conference on Supercomputing ![In: Proceedings of the 13th international conference on Supercomputing, ICS 1999, Rhodes, Greece, June 20-25, 1999, pp. 408-416, 1999, ACM, 1-58113-164-X. The full citation details ...](Pics/full.jpeg) |
1999 |
DBLP DOI BibTeX RDF |
superblock scheduling, instruction-level parallelism, register allocation |
25 | Cliff Young, Michael D. Smith 0001 |
Better Global Scheduling Using Path Profiles. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MICRO ![In: Proceedings of the 31st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 31, Dallas, Texas, USA, November 30 - December 2, 1998, pp. 115-123, 1998, ACM/IEEE Computer Society, 0-8186-8609-X. The full citation details ...](Pics/full.jpeg) |
1998 |
DBLP DOI BibTeX RDF |
global instruction scheduling, superblock scheduling, path profiling |
25 | Pohua P. Chang, Nancy J. Warter, Scott A. Mahlke, William Y. Chen, Wen-mei W. Hwu |
Three Architecutral Models for Compiler-Controlled Speculative Execution. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 44(4), pp. 481-494, 1995. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
static code scheduling, superpipelining, exception handling, speculative execution, superscalar, Conditional branches, superblock |
19 | Andreas Schranzhofer, Rodolfo Pellizzoni, Jian-Jia Chen, Lothar Thiele, Marco Caccamo |
Worst-case response time analysis of resource access models in multi-core systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DAC ![In: Proceedings of the 47th Design Automation Conference, DAC 2010, Anaheim, California, USA, July 13-18, 2010, pp. 332-337, 2010, ACM, 978-1-4503-0002-5. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
scheduling, TDMA, shared resources |
19 | Marvi Teixeira, Y. I. Rodroguez |
Parallel Cyclic Convolution Based on Recursive Formulations of Block Pseudocirculant Matrices. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Signal Process. ![In: IEEE Trans. Signal Process. 56(7-1), pp. 2755-2770, 2008. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
19 | Haibing Guan, Bo Liu 0001, Tingtao Li, Alei Liang |
Multithreaded Optimizing Technique for Dynamic Binary Translator CrossBit. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CSSE (5) ![In: International Conference on Computer Science and Software Engineering, CSSE 2008, Volume 5: E-learning and Knowledge Management / Socially Informed and Instructinal Design / Learning Systems Platforms and Architectures / Modeling and Representation / Other Applications , December 12-14, 2008, Wuhan, China, pp. 945-952, 2008, IEEE Computer Society. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
19 | Shiliang Hu, James E. Smith 0001 |
Reducing Startup Time in Co-Designed Virtual Machines. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCA ![In: 33rd International Symposium on Computer Architecture (ISCA 2006), June 17-21, 2006, Boston, MA, USA, pp. 277-288, 2006, IEEE Computer Society, 0-7695-2608-X. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
19 | Georgios Dimitriou, Constantine D. Polychronopoulos |
Hardware Support for Multithreaded Execution of Loops with Limited Parallelism. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Panhellenic Conference on Informatics ![In: Advances in Informatics, 10th Panhellenic Conference on Informatics, PCI 2005, Volos, Greece, November 11-13, 2005, Proceedings, pp. 622-632, 2005, Springer, 3-540-29673-5. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
19 | Huibin Shi, Chris Bailey 0002 |
Investigating Available Instruction Level Parallelism for Stack Based Machine Architectures. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DSD ![In: 2004 Euromicro Symposium on Digital Systems Design (DSD 2004), Architectures, Methods and Tools, 31 August - 3 September 2004, Rennes, France, pp. 112-120, 2004, IEEE Computer Society, 0-7695-2203-3. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
19 | Georgios Dimitriou, Constantine D. Polychronopoulos |
Loop Scheduling for Multithreaded Processors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
PARELEC ![In: 2004 International Conference on Parallel Computing in Electrical Engineering (PARELEC 2004), 7-10 September 2004, Dresden, Germany, pp. 361-366, 2004, IEEE Computer Society, 0-7695-2080-4. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
19 | Jingren Zhou, Kenneth A. Ross |
A Multi-Resolution Block Storage Model for Database Design. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IDEAS ![In: 7th International Database Engineering and Applications Symposium (IDEAS 2003), 16-18 July 2003, Hong Kong, China, pp. 22-33, 2003, IEEE Computer Society, 0-7695-1981-4. The full citation details ...](Pics/full.jpeg) |
2003 |
DBLP DOI BibTeX RDF |
|
19 | R. Vinodh Kumar, B. Lakshmi Narayanan, R. Govindarajan |
Dynamic Path Profile Aided Recompilation in a JAVA Just-In-Time Compiler. ![Search on Bibsonomy](Pics/bibsonomy.png) |
HiPC ![In: High Performance Computing - HiPC 2002, 9th International Conference, Bangalore, India, December 18-21, 2002, Proceedings, pp. 495-505, 2002, Springer, 3-540-00303-7. The full citation details ...](Pics/full.jpeg) |
2002 |
DBLP DOI BibTeX RDF |
|
19 | David Gregg |
Comparing Tail Duplication with Compensation Code in Single Path Global Instruction Scheduling. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CC ![In: Compiler Construction, 10th International Conference, CC 2001 Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2001 Genova, Italy, April 2-6, 2001, Proceedings, pp. 200-212, 2001, Springer, 3-540-41861-X. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
|
19 | Brian L. Deitrich, Wen-mei W. Hwu |
Speculative Hedge: Regulating Compile-time Speculation Against Profile Variations. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MICRO ![In: Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 29, Paris, France, December 2-4, 1996, pp. 70-79, 1996, ACM/IEEE Computer Society, 0-8186-7641-8. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
|
19 | Kyunrak Chong, Sartaj Sahni |
Optimal realizations of floorplans [VLSI layout]. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 12(6), pp. 793-801, 1993. The full citation details ...](Pics/full.jpeg) |
1993 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #49 of 49 (100 per page; Change: )
|
|