|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 5 occurrences of 5 keywords
|
|
|
Results
Found 7 publication records. Showing 7 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
51 | Bernhard Scholz, Bernd Burgstaller, Jingling Xue |
Minimizing bank selection instructions for partitioned memory architecture. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CASES ![In: Proceedings of the 2006 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES 2006, Seoul, Korea, October 22-25, 2006, pp. 201-211, 2006, ACM, 1-59593-543-6. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
PBQP, RAM allocation, bank-switching, partitioned memory architecture, compiler optimization, microcontrollers |
40 | Bernhard Scholz, Bernd Burgstaller, Jingling Xue |
Minimal placement of bank selection instructions for partitioned memory architectures. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Trans. Embed. Comput. Syst. ![In: ACM Trans. Embed. Comput. Syst. 7(2), pp. 12:1-12:32, 2008. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
Partitioned boolean quadratic programming, bank selection, partitioned memory architectures |
38 | Kimish Patel, Wonbok Lee, Massoud Pedram |
Active bank switching for temperature control of the register file in a microprocessor. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Great Lakes Symposium on VLSI ![In: Proceedings of the 17th ACM Great Lakes Symposium on VLSI 2007, Stresa, Lago Maggiore, Italy, March 11-13, 2007, pp. 231-234, 2007, ACM, 978-1-59593-605-9. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
register file, thermal model, temperature-aware design |
17 | Mosaddek Hossain Kamal Tushar, Chadi Assi |
Volt-VAR Control Through Joint Optimization of Capacitor Bank Switching, Renewable Energy, and Home Appliances. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Smart Grid ![In: IEEE Trans. Smart Grid 9(5), pp. 4077-4086, 2018. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
17 | Navbir Sidhu, Lalit Patnaik 0002, Najath Abdul Azeez, Sheldon S. Williamson |
Bank Switching Technique in Supercapacitor Energy Storage Systems for Line Voltage Regulation in Pulsed Power Applications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IECON ![In: IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society, Washington, DC, USA, October 21-23, 2018, pp. 5027-5031, 2018, IEEE, 978-1-5090-6684-1. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
17 | Aleksandar Vukojevic, Paul Frey, Michael Smith 0018, Joseph Picarelli |
Integrated volt/var control using single-phase capacitor bank switching. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISGT ![In: IEEE PES Innovative Smart Grid Technologies Conference, ISGT 2013, Washington, DC, USA, February 24-27, 2013, pp. 1-7, 2013, IEEE, 978-1-4673-4894-2. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
11 | Tom Lake, Tim Blanchard |
Reverse Engineering of Assembler Programs: A Model-Based Approach and its Logical Basis. ![Search on Bibsonomy](Pics/bibsonomy.png) |
WCRE ![In: 3rd Working Conference on Reverse Engineering, WCRE '96, Monterey, CA, USA, November 8-10, 1996, pp. 67-75, 1996, IEEE Computer Society, 0-8186-7674-4. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #7 of 7 (100 per page; Change: )
|
|