|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 11 occurrences of 10 keywords
|
|
|
Results
Found 2 publication records. Showing 2 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
59 | Ronald I. Greenberg |
The Fat-Pyramid and Universal Parallel Computation Independent of Wire Delay. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 43(12), pp. 1358-1364, 1994. The full citation details ...](Pics/full.jpeg) |
1994 |
DBLP DOI BibTeX RDF |
fat pyramid, universal parallel computation, wire delay, processor size, unit wire delay, routing networks, simulation, parallel computation, parallel architectures, multiprocessor interconnection networks, universality, fat-tree, wire length |
34 | André DeHon |
Compact, multilayer layout for butterfly fat-tree. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SPAA ![In: Proceedings of the Twelfth annual ACM Symposium on Parallel Algorithms and Architectures, SPAA 2000, Bar Harbor, Maine, USA, July 9-13, 2000, pp. 206-215, 2000, ACM, 1-58113-185-2. The full citation details ...](Pics/full.jpeg) |
2000 |
DBLP DOI BibTeX RDF |
VLSI layout theory, fat-pyramid, universal network, FPGA, multiprocessor, scaling, fat-tree |
Displaying result #1 - #2 of 2 (100 per page; Change: )
|
|