|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 3 occurrences of 3 keywords
|
|
|
Results
Found 8 publication records. Showing 8 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
40 | Malay K. Ganai, Aarti Gupta |
Efficient BMC for Multi-Clock Systems with Clocked Specifications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASP-DAC ![In: Proceedings of the 12th Conference on Asia South Pacific Design Automation, ASP-DAC 2007, Yokohama, Japan, January 23-26, 2007, pp. 310-315, 2007, IEEE Computer Society, 1-4244-0629-3. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
OpenCores multiclock system benchmarks, clocked specifications, multiphased clocks, level-sensitive latches, SAT-based bounded model checking, synchronous multiclock systems, clocked LTL properties, clock modeling schemes, clock constraints, loop-checks, gated clocks |
24 | Yi-Dong Shen, Li-Yan Yuan, Jia-Huai You |
Loop checks for logic programs with functions. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Theor. Comput. Sci. ![In: Theor. Comput. Sci. 266(1-2), pp. 441-461, 2001. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
|
24 | Filomena Ferrucci, Giuliano Pacini, Maria I. Sessa |
Redundancy Elimination and Loop Checks for Logic Programs ![Search on Bibsonomy](Pics/bibsonomy.png) |
Inf. Comput. ![In: Inf. Comput. 119(2), pp. 137-153, June 1995. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
|
24 | Filomena Ferrucci, Vincenzo Loia, Giuliano Pacini, Maria I. Sessa |
A Sleeper-based Prolog Interpreter with Loop Checks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
GULP-PRODE (2) ![In: 1994 Joint Conference on Declarative Programming, GULP-PRODE'94 Peñiscola, Spain, September 19-22, 1994, Volume 2, pp. 379-392, 1994. The full citation details ...](Pics/full.jpeg) |
1994 |
DBLP BibTeX RDF |
|
24 | Roland N. Bol |
Generalizing Completeness Results for Loop Checks in Logic Programming. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Theor. Comput. Sci. ![In: Theor. Comput. Sci. 104(1), pp. 3-28, 1992. The full citation details ...](Pics/full.jpeg) |
1992 |
DBLP DOI BibTeX RDF |
|
24 | Roland N. Bol |
Towards More Efficient Loop Checks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
NACLP ![In: Logic Programming, Proceedings of the 1990 North American Conference, Austin, Texas, USA, October 29 - November 1, 1990, pp. 465-479, 1990, MIT Press, 0-262-54058-4. The full citation details ...](Pics/full.jpeg) |
1990 |
DBLP BibTeX RDF |
|
10 | Gilberto Filé, Sabina Rossi |
Static Analysis of Prolog with Cut. ![Search on Bibsonomy](Pics/bibsonomy.png) |
LPAR ![In: Logic Programming and Automated Reasoning,4th International Conference, LPAR'93, St. Petersburg, Russia, July 13-20, 1993, Proceedings, pp. 134-145, 1993, Springer, 3-540-56944-8. The full citation details ...](Pics/full.jpeg) |
1993 |
DBLP DOI BibTeX RDF |
|
10 | Chandrabose Aravindan, Phan Minh Dung |
Partial Deduction of Logic Programs wrt Well-Founded Semantics. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ALP ![In: Algebraic and Logic Programming, Third International Conference, Volterra, Italy, September 2-4, 1992, Proceedings, pp. 384-402, 1992, Springer, 3-540-55873-X. The full citation details ...](Pics/full.jpeg) |
1992 |
DBLP DOI BibTeX RDF |
well-founded negation, program transformation, Partial deduction |
Displaying result #1 - #8 of 8 (100 per page; Change: )
|
|