Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
1 | Andriamampianina Aina Randrianarisaina, Olivier Pasquier, Pascal Chargé |
A function approach for simple wireless sensor node energy consumption modeling. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-8, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Peter Flake |
Why SystemVeriog? ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-6, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Arnaud Laroche, Jérôme Kirscher |
How to survive the verification of the latest generation of automotive system on chip. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-7, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Moustafa Kassem, Marianne Michel, Mohamed Abdelsalam, Ashraf Salem |
A novel approach for assertion based verification of DDR memory protocols. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-4, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | |
Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013 ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![IEEE, 978-2-9530504-8-6 The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Konstantinos Triantafyllidis, Egor Bondarev, Peter H. N. de With |
Performance analysis method for RT systems: Promartes for autonomous robot. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-8, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Yasser Shoukry, Ajay Kumar, M. Watheq El-Kharashi, Gahda Bahig, Sherif Hammad |
Graph-based approach for software allocation in automotive networked embedded systems: A partition-and-map algorithm. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-6, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Jan Haase 0001, François Pêcheux |
Model generation for embedded analog/mixed-signal systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Mouna Ben Said, Yessine Hadj Kacem, Nader Ben Amor, Mickaël Kerboeuf, Mohamed Abid |
Fine-grain adaptation for real time embedded systems using UML/MARTE profile. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-8, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Jean-Philippe Babau, Martin Radetzki |
Platform based design. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Franco Fummi, Michele Lora, Francesco Stefanni, Sara Vinco |
Code generation alternatives to reduce heterogeneous embedded systems to homogeneity. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-4, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Hocine Mokrani, Rabéa Ameur-Boulifa, Emmanuelle Encrenaz-Tiphène |
Assisting refinement in System-on-Chip design. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-6, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | G. Botturi, Emad Samuel Malki Ebeid, Franco Fummi, Davide Quaglia |
Model-driven design for the development of multi-platform smartphone applications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-8, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Samir Ouchani, Otmane Aït Mohamed, Mourad Debbabi |
A formal verification framework for Bluespec System Verilog. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-7, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Peter Flake, Frank Oppenheimer |
Systemc infrastructure and extensions. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Ansgar Radermacher, Arnaud Cuccuru, Sebastien Gerard, Brahim Hamid |
Split of composite components for distributed applications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-6, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Dhanashree Kulkarni, Andrew N. Fisher, Chris J. Myers |
A new assertion property language for analog/mixed-signal circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-8, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Seyed-Hosein Attarzadeh-Niaki, Marcus Mikulcak, Ingo Sander |
Rapid virtual prototyping of real-time systems using predictable platform characterizations. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-8, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Bastian Haetzer, Martin Radetzki |
Systemc transaction level modeling with transaction events. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-6, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Anirudh M. Kaushik, Hiren D. Patel |
Systemc-clang: An open-source framework for analyzing mixed-abstraction SystemC models. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-8, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Daniel Chaves Cafe, Filipe Vinci dos Santos, Cécile Hardebolle, Christophe Jacquet, Frédéric Boulanger |
Multi-paradigm semantics for simulating SysML models using SystemC-AMS. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-8, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Joachim Haase, André Lange |
Hybrid dynamical systems for memristor modelling an approach avoiding the terminal-state problem. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2013 Forum on specification and Design Languages, FDL 2013, Paris, France, September 24-26, 2013, pp. 1-6, 2013, IEEE, 978-2-9530504-8-6. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
1 | Christoph Schumacher, Jan Weinstock, Rainer Leupers, Gerd Ascheid |
Scandal: Systemc analysis for nondeterminism anomalies. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 112-119, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Michael Gerndt, Andreas Hollmann, Marcel Meyer, Martin Schreiber 0001, Josef Weidendorfer |
Invasive computing with iOMP. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 225-231, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Reinhard Schneider 0001, Dip Goswami, Alejandro Masrur, Samarjit Chakraborty |
QoC-oriented efficient schedule synthesis for mixed-criticality cyber-physical systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 60-67, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Aritra Hazra, Priyankar Ghosh, Pallab Dasgupta |
Reliability annotations to formal specifications of context-sensitive safety properties in embedded systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 36-43, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Marc Michael, Daniel Große, Rolf Drechsler |
Localizing features of ESL models for design understanding. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 120-125, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Syed Hussein Syed Alwi, Cécile Braunstein, Emmanuelle Encrenaz |
An efficient refinement strategy exploiting component properties in a cegar process. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 27-34, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Carna Radojicic, Florian Schupfer, Michael Rathmair, Christoph Grimm 0001 |
Assertion-based verification of signal processing systems with affine arithmetic. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 20-26, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Adán Kohler, Juan Manuel Castillo-Sanchez, Joachim Gross, Martin Radetzki |
Minimal MPI as programming interface for multicore System-on-Chips. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 127-134, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Yao Li 0009, Ramy Iskander, Farakh Javid, Marie-Minerve Louërat |
A unified platform for design and verification of mixed-signal systems based on SystemC AMS. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 75-82, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Gilmar S. Beserra, Seyed-Hosein Attarzadeh-Niaki, Ingo Sander |
Integrating virtual platforms into a heterogeneous MoC-based modeling framework. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 143-150, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Saraju P. Mohanty, Elias Kougianos, Oleg Garitselov, Javier Moreno Molina |
Polynomial-metamodel assisted fast power optimization of Nano-CMOS PLL components. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 233-238, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Aleksandar Pajkanovic, Tom J. Kazmierski, Branko Dokic |
Minimum energy point of sub-threshold operated pass-transistor circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 202-207, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Clifford Wolf, Johann Glaser, Florian Schupfer, Jan Haase 0001, Christoph Grimm 0001 |
Example-driven interconnect synthesis for heterogeneous coarse-grain reconfigurable logic. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 194-201, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Javier Moreno 0003, Markus Damm, Jan Haase 0001, Christoph Grimm 0001, Edgar Holleis |
Unified and comprehensive electronic system level, network and physics simulation for wirelessly networked cyber physical systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 68-74, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Sebastian Steinhorst, Lars Hedrich |
Analog assertion-based verification on partial state space representations using ASL. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 98-104, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Michael Kirkedal Thomsen |
A functional language for describing reversible logic. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 135-142, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Jürgen Teich, Andreas Weichslgartner, Benjamin Oechslein, Wolfgang Schröder-Preikschat |
Invasive computing - Concepts and overheads. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 217-224, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Gael F. Close, Gjalt de Jong |
Model-based progressive design and verification of an integrated CMOS magnetic sensor for automotive applications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 239-245, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Fernando Herrera, Pablo Peñil, Hector Posadas, Eugenio Villar |
A model-driven methodology for the development of SystemC executable environments. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 177-184, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | |
Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012 ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![IEEE, 978-1-4673-1240-0 The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Christiane Reuther, Karsten Einwich |
A SystemC AMS extension for controlled modules and dynamic step sizes. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 90-97, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Álvaro Díaz Suárez, Pablo Peñil, Pablo Sánchez Espeso, Juan Sancho, Juan Rico |
Modeling and simulation of secure wireless sensor network. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 185-192, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Rolf Drechsler, Mathias Soeken, Robert Wille |
Formal Specification Level: Towards verification-driven design based on natural language processing. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 53-58, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Seyed-Hosein Attarzadeh-Niaki, Mikkel Koefoed Jakobsen, Tero Sulonen, Ingo Sander |
Formal heterogeneous system modeling with SystemC. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 160-167, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Sumit Adhikari, Florian Schupfer, Christoph Grimm 0001 |
FAst optimization of analog amplifier architecture using simulated annealing. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 246-251, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Michael Rathmair, Florian Schupfer, Carna Radojicic, Christoph Grimm 0001 |
Extended framework for system simulation with affine arithmetic. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 168-175, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Arnd Hartmanns |
MODEST - A unified language for quantitative models. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 44-51, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Binghao Bao, Jörg Bormann, Markus Wedler, Dominik Stoffel, Wolfgang Kunz |
Formal plausibility checks for environment constraints. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 13-19, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | David J. Greaves, Muhammad Mehboob Yasin |
TLM POWER3: Power estimation methodology for SystemC TLM 2.0. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 106-111, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Michael Gerndt, Frank Hannig, Andreas Herkersdorf, Andreas Hollmann, Marcel Meyer, Sascha Roloff, Josef Weidendorfer, Thomas Wild, Aurang Zaib |
An integrated simulation framework for invasive computing. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 209-216, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Ralph Görgen, Jan-Hendrik Oetjens, Wolfgang Nebel |
Transformation of event-driven HDL blocks for native integration into time-driven system models. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 152-159, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Manuel Harrant, Thomas Nirmaier, Georg Pelz, Fabrizio Dona, Christoph Grimm 0001 |
Configurable load emulation using FPGA and power amplifiers for automotive power ICs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceeding of the 2012 Forum on Specification and Design Languages, Vienna, Austria, September 18-20, 2012, pp. 84-89, 2012, IEEE, 978-1-4673-1240-0. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
1 | Jens Brandt 0001, Mike Gemunde, Klaus Schneider 0001, Sandeep K. Shukla, Jean-Pierre Talpin |
Integrating system descriptions by clocked guarded actions. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Sébastien Le Nours, Anthony Barreteau, Olivier Pasquier |
A generic execution model for efficient performance evaluation of system architectures at transaction level. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Marc Michael, Daniel Große, Rolf Drechsler |
Analyzing dependability measures at the Electronic System Level. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Bastian Haetzer, Martin Radetzki |
A case study on message-based discrete event simulation for Transaction Level Modeling. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Pablo González de Aledo Marugán, Javier Gonzalez Bayon, Pablo Sánchez Espeso |
Hardware performance estimation by dynamic scheduling. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-6, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | |
2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011 ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![IEEE, 978-1-4577-0763-6 The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Alexandre Porcher, Katell Morin-Allory, Laurent Fesquet, Alejandro Chagoya |
Does asynchronous technology bring robustness in synchronous circuit monitoring? ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-6, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Ime J. Umoh, Tom J. Kazmierski |
VHDL-AMS model of a dual gate graphene FET. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-5, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Gilberto Ochoa, El-Bay Bourennane, Ouassila Labbani, Kamel Messaoudi |
IP-XACT and marte based approach for partially reconfigurable systems-on-chip. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Vaibhav Jain, Anshul Kumar, Preeti Ranjan Panda |
A UML based framework for efficient validation of TLM 2 models. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Seyed-Hosein Attarzadeh-Niaki, Ingo Sander |
Semi-formal refinement of heterogeneous embedded systems by foreign model integration. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Sebastian Offermann, Robert Wille, Rolf Drechsler |
Efficient realization of control logic in reversible circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-7, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Mike Gemunde, Jens Brandt 0001, Klaus Schneider 0001 |
Schizophrenia and causality in the context of refined clocks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Fernando Herrera, Eugenio Villar, Philipp A. Hartmann |
Systemc refinement of abstract adaptive processes for implementation into Dynamically Reconfigurable Hardware. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Aurélien Ribon, Bertrand Le Gal, Christophe Jégo, Dominique Dallet |
Assertion support in high-level synthesis design flow. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Mingyu Ma 0002, Lars Hedrich, Christian Sporrer |
A machine-readable specification of analog circuits for integration into a validation flow. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Padma Iyenghar, Elke Pulvermüller, Clemens Westerkamp, Juergen Wuebbelmann |
Integrated model-based approach and test framework for embedded systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Nicola Bombieri, Franco Fummi, Valerio Guarnieri, Francesco Stefanni, Sara Vinco |
Efficient implementation and abstraction of systemc data types for fast simulation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-7, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Fabio Cenni, Serge Scotti, Emmanuel Simeu |
Behavioral modeling of a CMOS video sensor platform using systemc AMS/TLM. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-6, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Sumit Adhikari, Christoph Grimm 0001, Jan Haase 0001 |
Abstract modelling and estimation of a high performance Tobey's PGA. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-6, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Mu Zhou, René van Leuken 0001 |
Systemc-AMS model of a dynamic large-scale satellite-based AIS-like network. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Rauf Salimi Khaligh, Martin Radetzki |
A metamodel and semantics for transaction level modeling. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Martin Streubühr, Rafael Rosales, Ralph Hasholzner, Christian Haubelt, Jürgen Teich |
ESL power and performance estimation for heterogeneous MPSOCS using SystemC. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Joseph Wenninger, Javier Moreno 0003, Jan Haase 0001, Christoph Grimm 0001 |
Designing low-power wireless sensor networks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-6, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Fernando Herrera, Eugenio Villar |
A framework for the generation from UML/MARTE models of IPXACT HW platform descriptions for multi-level performance estimation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Frank Poppen, Roland Koppe, Kim Grüttner, Axel Hahn |
Impact simulation of changes to development processes: An ESL case study. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-6, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Ivan Shcherbakov, Christian Weis, Norbert Wehn |
Bringing C++ productivity to VHDL world: From language definition to a case study. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-7, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Laurence Pierre, Laila Damri |
Improvement of Assertion-Based Verification through the generation of proper test sequences. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: 2011 Forum on Specification & Design Languages, FDL 2011, Oldenburg, Germany, September 13-15, 2011, pp. 1-8, 2011, IEEE, 978-1-4577-0763-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP BibTeX RDF |
|
1 | Jan Kuper, Christiaan Baaij, Matthijs Kooijman |
Exercises in Architecture Specification Using CLaSH. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 178-183, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Matthias Brettschneider, Tobias Häberlein |
Functional Abstractions for UML Activity Diagrams. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 191-196, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Pablo Peñil, Fernando Herrera, Eugenio Villar |
Formal Foundations for MARTE-SystemC Interoperability. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 197-202, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Jun Zhu 0011, Ingo Sander, Axel Jantsch |
HetMoC: Heterogeneous Modelling in SystemC. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 117-122, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Peter Brunmayr, Jan Haase 0001, Christoph Grimm 0001 |
A Tripartite System Level Design Approach for Design Space Exploration. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 50-55, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | David Rich |
A Solution to the Lack of Multiple Inheritance in SystemVerilog. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 16-21, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Barbara Jobstmann |
Robustness with Respect to Error Specifications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 72, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Kim Grüttner, Kai Hylla, Sven Rosinger, Wolfgang Nebel |
Towards an ESL Framework for Timing and Power Aware Rapid Prototyping of HW/SW Systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 56-61, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Calin Glitia, Julien DeAntoni, Frédéric Mallet |
Logical Time at Work: Capturing Data Dependencies and Platform Constraints. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 241-, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Matthias Büker, Kim Grüttner, Philipp A. Hartmann, Ingo Stierand |
Mapping of Concurrent Object-Oriented Models to Extended Real-Time Task Networks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 43-48, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Jan Haase 0001, Mario Lang, Christoph Grimm 0001 |
Mixed-Level Simulation of Wireless Sensor Networks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 99-104, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Mohammad Hosseinabady, José L. Núñez-Yáñez |
SystemC Architectural Transaction Level Modelling for Large NoCs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 142-147, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Chenxu Zhao, Tom J. Kazmierski |
Genetic-Based High-Level Synthesis of Sigma-Delta Modulator in SystemC-A. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 165-170, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Florian Schupfer, Christoph Grimm 0001, Markus Olbrich, Michael Kärgel, Erich Barke |
Towards Abstract Analysis Techniques for Range Based System Simulations. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 159-164, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | David J. Greaves, M. J. Nam |
Synthesis of Glue Logic, Transactors, Multiplexors and Serialisors from Protocol Specifications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 171-177, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Marie Rouvière, Emmanuelle Bourdel, Sébastien Quintanel, Bertrand Granado |
VHDL-AMS model of RF-Interconnect System for Global On-Chip Communication. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 155-158, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Chenxu Zhao, Tom J. Kazmierski |
SystemC-A Modelling of Mixed-Technology Systems with Distributed Behaviour. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 105-110, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
1 | Alexander Finder, Görschwin Fey |
Evaluating Debugging Algorithms from a Qualitative Perspective. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FDL ![In: Proceedings of the 2010 Forum on specification & Design Languages, FDL 2010, September 14-16, 2010, Southampton, UK, pp. 37-42, 2010, ECSI, Electronic Chips & Systems design Initiative. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|