|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 535 occurrences of 278 keywords
|
|
|
Results
Found 609 publication records. Showing 609 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
10 | Amit Narayan, Jawahar Jain, Masahiro Fujita, Alberto L. Sangiovanni-Vincentelli |
Partitioned ROBDDs - a compact, canonical and efficiently manipulable representation for Boolean functions. |
ICCAD |
1996 |
DBLP DOI BibTeX RDF |
Boolean space, Partitioned ROBDDs, complex industrial circuits, manipulable representation, reduced ordered binary decision diagrams, Boolean functions |
10 | Gianpiero Cabodi, Paolo Camurati, Stefano Quer |
Improved reachability analysis of large finite state machines. |
ICCAD |
1996 |
DBLP DOI BibTeX RDF |
Sequential Logic Synthesis and Verification |
10 | Soumitra Bose, Vishwani D. Agrawal |
Sequential logic path delay test generation by symbolic analysis. |
Asian Test Symposium |
1995 |
DBLP DOI BibTeX RDF |
sequential logic path delay test generation, two-vector test sequences, non-scan sequential circuit, multivalued algebras, three-vector test sequences combinational logic, value propagation rule, ISCAS89 benchmarks, fault diagnosis, logic testing, delays, Boolean functions, Boolean functions, finite state machines, finite state machines, sequential circuits, encoding, automatic testing, Binary Decision Diagrams, multivalued logic, sequential machines, symbolic analysis, combinational logic, state transitions |
10 | David E. Long, Mahesh A. Iyer, Miron Abramovici |
Identifying sequentially untestable faults using illegal states. |
VTS |
1995 |
DBLP DOI BibTeX RDF |
sequentially untestable faults, illegal states, FILL algorithm, FUNI algorithm, functional partitioning procedure, incremental building, fault diagnosis, logic testing, test generator, integrated circuit testing, sequential circuits, automatic testing, binary decision diagrams, synchronous sequential circuit, logic partitioning, partial solution |
10 | Adnan Aziz, Thomas R. Shiple, Vigyan Singhal |
Formula-Dependent Equivalence for Compositional CTL Model Checking. |
CAV |
1994 |
DBLP DOI BibTeX RDF |
|
10 | Edmund M. Clarke |
Automatic Verification of Finite-state Concurrent Systems. |
Application and Theory of Petri Nets |
1994 |
DBLP DOI BibTeX RDF |
|
10 | Christoph Meinel, Anna Slobodová |
On the Complexity of Constructing Optimal Ordered Binary Decision Diagrams. |
MFCS |
1994 |
DBLP DOI BibTeX RDF |
|
10 | Kenneth Y. Yun, Bill Lin 0001, David L. Dill, Srinivas Devadas |
Performance-driven synthesis of asynchronous controllers. |
ICCAD |
1994 |
DBLP DOI BibTeX RDF |
|
10 | Edmund M. Clarke, Thomas Filkorn, Somesh Jha |
Exploiting Symmetry In Temporal Logic Model Checking. |
CAV |
1993 |
DBLP DOI BibTeX RDF |
|
Displaying result #601 - #609 of 609 (100 per page; Change: ) Pages: [ <<][ 1][ 2][ 3][ 4][ 5][ 6][ 7] |
|