The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for Atalanta with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1997 (1) 2002 (1) 2003 (1) 2005 (1) 2024 (1)
Publication types (Num. hits)
inproceedings(5)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 11 occurrences of 11 keywords

Results
Found 5 publication records. Showing 5 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
46Alberto Delmas Lascorz, Mostafa Mahmoud, Ali Hadi Zadeh, Milos Nikolic 0002, Kareem Ibrahim, Christina Giannoula, Ameer Abdelhadi, Andreas Moshovos Atalanta: A Bit is Worth a "Thousand" Tensor Values. Search on Bibsonomy ASPLOS (2) The full citation details ... 2024 DBLP  DOI  BibTeX  RDF
33Mohamed Shalan, Vincent John Mooney III Hardware support for real-time embedded multiprocessor system-on-a-chip memory management. Search on Bibsonomy CODES The full citation details ... 2002 DBLP  DOI  BibTeX  RDF Atalanta, SoCDMMU, real-time operating systems., two-level memory management, real-time systems, embedded systems, System-on-a-Chip, dynamic memory management
33Albrecht P. Stroele, Frank Mayer Methods to reduce test application time for accumulator-based self-test. Search on Bibsonomy VTS The full citation details ... 1997 DBLP  DOI  BibTeX  RDF accumulator-based self-test, test length minimization, simulation-based reseeding method, random pattern testable circuits, reverse order simulation, hard fault detection, optimal input value, test length reductions, data path blocks, BIST scheme, ATALANTA fault simulation, combinatorial circuit testing, built-in self test, fault coverage, embedded processor, test pattern generators, circuit optimization, test application time reduction, forward simulation
30Shantanu Gupta, Tarang Vaish, Santanu Chattopadhyay Flip-flop chaining architecture for power-efficient scan during test application. Search on Bibsonomy Asian Test Symposium The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
30Santanu Chattopadhyay, Naveen Choudhary Genetic Algorithm based Approach for Low Power Combinational Circuit Testing. Search on Bibsonomy VLSI Design The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #5 of 5 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license