|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 19 occurrences of 12 keywords
|
|
|
Results
Found 21 publication records. Showing 21 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
76 | Wei Hong II, Weikai Sun, Zhenhai Zhu, Hao Ji, Ben Song, Wayne Wei-Ming Dai |
A novel dimension reduction technique for the capacitance extraction of 3D VLSI interconnects. |
ICCAD |
1996 |
DBLP DOI BibTeX RDF |
3D VLSI interconnects, DRT, Dimension Reduction Technique, FastCap, SPICELINK, dielectric layers, parallel signal lines, VLSI, capacitance extraction |
60 | Keith Nabors, Jacob K. White 0001 |
FastCap: a multipole accelerated 3-D capacitance extraction program. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
1991 |
DBLP DOI BibTeX RDF |
|
60 | Weiping Shi, Jianguo Liu 0001, Naveen Kakani, Tiejun Yu |
A fast hierarchical algorithm for three-dimensional capacitanceextraction. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
2002 |
DBLP DOI BibTeX RDF |
|
40 | Yanpei Liu, Guilherme Cox, Qingyuan Deng, Stark C. Draper, Ricardo Bianchini |
FastCap: An Efficient and Fair Algorithm for Power Capping in Many-Core Systems. |
CoRR |
2016 |
DBLP BibTeX RDF |
|
40 | Yanpei Liu, Guilherme Cox, Qingyuan Deng, Stark C. Draper, Ricardo Bianchini |
FastCap: An efficient and fair algorithm for power capping in many-core systems. |
ISPASS |
2016 |
DBLP DOI BibTeX RDF |
|
40 | Shu Yan, Vivek Sarin, Weiping Shi |
Fast 3-D Capacitance Extraction by Inexact Factorization and Reduction. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
2006 |
DBLP DOI BibTeX RDF |
|
40 | Shu Yan, Vivek Sarin, Weiping Shi |
Sparse transformations and preconditioners for 3-D capacitance extraction. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
2005 |
DBLP DOI BibTeX RDF |
|
40 | Joel R. Phillips, Jacob K. White 0001 |
A precorrected-FFT method for electrostatic analysis of complicated 3-D structures. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
1997 |
DBLP DOI BibTeX RDF |
|
20 | Wenwen Chai, Dan Jiao, Cheng-Kok Koh |
A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction. |
DAC |
2009 |
DBLP DOI BibTeX RDF |
full wave, integral-equation-based methods, capacitance extraction, direct solver |
20 | Abinash Roy, Masud H. Chowdhury |
Analysis of the impacts of signal rise/fall time and skew variations in coupled-RLC interconnects. |
ISCAS |
2008 |
DBLP DOI BibTeX RDF |
|
20 | Nancy Ying Zhou, Zhuo Li 0001, Weiping Shi |
Fast Capacitance Extraction in Multilayer, Conformal and Embedded Dielectric using Hybrid Boundary Element Method. |
DAC |
2007 |
DBLP DOI BibTeX RDF |
|
20 | Aditya Bansal, Bipul Chandra Paul, Kaushik Roy 0001 |
An Analytical Fringe Capacitance Model for Interconnects Using Conformal Mapping. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Michael D. Altman, Jaydeep P. Bardhan, Bruce Tidor, Jacob K. White 0001 |
FFTSVD: A Fast Multiscale Boundary-Element Method Solver Suitable for Bio-MEMS and Biomolecule Simulation. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Hao Gang Wang, Chi Hou Chan, Leung Tsang |
A new multilevel Green's function interpolation method for large-scale low-frequency EM simulations. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
2005 |
DBLP DOI BibTeX RDF |
|
20 | Dipanjan Gope, Vikram Jandhyala |
Oct-tree-based multilevel low-rank decomposition algorithm for rapid 3-D parasitic extraction. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
2004 |
DBLP DOI BibTeX RDF |
|
20 | Shu Yan, Vivek Sarin, Weiping Shi |
Sparse transformations and preconditioners for hierarchical 3-D capacitance extraction with multiple dielectrics. |
DAC |
2004 |
DBLP DOI BibTeX RDF |
interconnect, iterative methods, preconditioning, capacitance extraction |
20 | Zhaozhi Yang, Zeyi Wang, Shuzhou Fang |
A virtual 3-D multipole accelerated extractor for VLSI parasitic interconnect capacitance. |
ASP-DAC |
2001 |
DBLP DOI BibTeX RDF |
|
20 | Yanhong Yuan, Prithviraj Banerjee |
A Parallel Implementation of a Fast Multipole Based 3-D Capacitance Extraction Program on Distributed Memory Multicomputer. |
IPDPS |
2000 |
DBLP DOI BibTeX RDF |
fast multipole algorithm, parallel algorithms, distributed memory multiprocessors, Capacitance extraction |
20 | Weiping Shi, Jianguo Liu 0001, Naveen Kakani, Tiejun Yu |
A Fast Hierarchical Algorithm for 3-D Capacitance Extraction. |
DAC |
1998 |
DBLP DOI BibTeX RDF |
reconstruction, emulation, visibility, functional simulation |
20 | E. Aykut Dengi, Ronald A. Rohrer |
Boundary Element Method Macromodels for 2-D Hierachical Capacitance Extraction. |
DAC |
1998 |
DBLP DOI BibTeX RDF |
reconstruction, emulation, visibility, functional simulation |
20 | U. Geigenmüller, N. P. van der Meijs |
Cartesian multipole based numerical integration for 3D capacitance extraction. |
ED&TC |
1997 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #21 of 21 (100 per page; Change: )
|
|