The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for PEEC with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1997-2003 (16) 2004-2008 (15) 2009-2024 (11)
Publication types (Num. hits)
article(16) inproceedings(26)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 19 occurrences of 15 keywords

Results
Found 42 publication records. Showing 42 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
145Sohraab Soltani, Hayder Radha PEEC: a channel-adaptive feedback-based error. Search on Bibsonomy IEEE J. Sel. Areas Commun. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
107Hao Yu 0001, Lei He 0001 Vector potential equivalent circuit based on PEEC inversion. Search on Bibsonomy DAC The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
96Giulio Antonini, Albert E. Ruehli Fast Multipole and Multifunction PEEC Methods. Search on Bibsonomy IEEE Trans. Mob. Comput. The full citation details ... 2003 DBLP  DOI  BibTeX  RDF PEEC method, signal integrity, Modeling techniques
96Giulio Antonini Fast Multipole Method for Time Domain PEEC Analysis. Search on Bibsonomy IEEE Trans. Mob. Comput. The full citation details ... 2003 DBLP  DOI  BibTeX  RDF PEEC analysis, Numerical methods, equivalent circuits, Fast Multipole Method
88Dipanjan Gope, Albert E. Ruehli, Vikram Jandhyala Speeding Up PEEC Partial Inductance Computations Using a QR-Based Algorithm. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
77Hao Yu 0001, Lei He 0001 A provably passive and cost-efficient model for inductive interconnects. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
58Vikram Jandhyala, Yong Wang 0006, Dipanjan Gope, C.-J. Richard Shi Coupled Electromagnetic-Circuit Simulation of Arbitrarily-Shaped Conducting Structures Using Triangular Meshes. Search on Bibsonomy ISQED The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
49Vinayak Honkote, Baris Taskin PEEC based parasitic modeling for power analysis on custom rotary rings. Search on Bibsonomy ISLPED The full citation details ... 2010 DBLP  DOI  BibTeX  RDF resonant clocking, simulation, modeling, interconnect
49Philippe Artillan, Bruno Estibals, Alain Salles, Jean Abboud, Pierre Aloisi, Corinne Alonso A PEEC approach for circular spiral inductive components modeling. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
38Sohraab Soltani, Hayder Radha Performance evaluation of error control protocols over finite-state Markovian channels. Search on Bibsonomy CISS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
30Muhammad Adil Khattak, Daniele Romano, Giulio Antonini, Francesco Ferranti Efficient Frequency and Time-Domain Simulations of Delayed PEEC Models With Proper Orthogonal Decomposition Techniques. Search on Bibsonomy IEEE Access The full citation details ... 2024 DBLP  DOI  BibTeX  RDF
30Bin Zhao, Guanghao Yu, Dong Wang, Lei Chen, Yi An Calculation of mutual impedance of ballastless track circuit based on PEEC-Carson method. Search on Bibsonomy Simul. Model. Pract. Theory The full citation details ... 2023 DBLP  DOI  BibTeX  RDF
30Lihong Feng, Luigi Lombardi, Peter Benner, Daniele Romano, Giulio Antonini Model Order Reduction for Delayed PEEC Models With Guaranteed Accuracy and Observed Stability. Search on Bibsonomy IEEE Trans. Circuits Syst. I Regul. Pap. The full citation details ... 2022 DBLP  DOI  BibTeX  RDF
30Yan Li 0081, Lidan Fang, Tuomin Tao, Da Li, En-Xiao Liu, Ning Jin 0001, Manareldeen Ahmed, Erping Li 0001 Modeling and Signal Integrity Analysis of RRAM-Based Neuromorphic Chip Crossbar Array Using Partial Equivalent Element Circuit (PEEC) Method. Search on Bibsonomy IEEE Trans. Circuits Syst. I Regul. Pap. The full citation details ... 2022 DBLP  DOI  BibTeX  RDF
30Saiyd Ahyoune, Javier J. Sieiro, Tomás Carrasco Carrillo, Neus Vidal, José María López-Villegas, Elisenda Roca, Francisco V. Fernández 0001 Quasi-static PEEC planar solver using a weighted combination of 2D and 3D analytical Green's functions and a predictive meshing generator. Search on Bibsonomy Integr. The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
30Albert E. Ruehli, Giulio Antonini, Lijun Jiang Skin-Effect Loss Models for Time- and Frequency-Domain PEEC Solver. Search on Bibsonomy Proc. IEEE The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
30Yanchao Sun, Junjun Wang, Xinwei Song, Wen Li PEEC Modeling for Linear and Platy Structures with Efficient Capacitance Calculations. Search on Bibsonomy ICIC (2) The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
30Y. Zhang, N. H. W. Fong, David C. W. Ng, Ngai Wong Co-simulation of RFIC with bondwire antenna via retarded PEEC method. Search on Bibsonomy ISCAS The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
30Giulio Antonini, Daniele Frigioni, Giuseppe Miscione Hybrid Formulation of the Equation Systems of the 3-D PEEC Model Based on Graph Algorithms. Search on Bibsonomy IEEE Trans. Circuits Syst. I Regul. Pap. The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
30Min Shi, Boye Annfelt Høverstad PEEC: Evolving efficient connections using Pareto optimality. Search on Bibsonomy IEEE Congress on Evolutionary Computation The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
30Sergey Kochetov, Günter Wollenberg Simulation von 3D-Verbindungsstrukturen im Zeitbereich - Stabile Lösungen durch Modifikation der PEEC-Methode. Search on Bibsonomy EMV The full citation details ... 2006 DBLP  BibTeX  RDF
30Qing-Long Han Stability analysis for a partial element equivalent circuit (PEEC) model of neutral type. Search on Bibsonomy Int. J. Circuit Theory Appl. The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
30Haitian Hu, Sachin S. Sapatnekar Efficient PEEC-Based Inductance Extraction Using Circuit-Aware Techniques. Search on Bibsonomy ICCD The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
30Phillip J. Restle, Albert E. Ruehli, Steven G. Walker, George Papadopoulos Full-wave PEEC time-domain method for the modeling of on-chipinterconnects. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
30Giulio Antonini Fast multipole method based extraction of PEEC parameters. Search on Bibsonomy ICECS The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
27Liu Yang, Xiaobo Guo, Zeyi Wang An efficient method MEGCR for solving systems with multiple right-hand sides in 3-D parasitic inductance extraction. Search on Bibsonomy ASP-DAC The full citation details ... 2004 DBLP  DOI  BibTeX  RDF Inductance extraction, Multiple right-hand sides, Multipole method, PEEC
27Tao Lin, Michael W. Beattie, Lawrence T. Pileggi On the efficacy of simplified 2D on-chip inductance models. Search on Bibsonomy DAC The full citation details ... 2002 DBLP  DOI  BibTeX  RDF PEEC, on-chip inductance, sparsified model
27Junfeng Wang 0005, Johannes Tausch, Jacob K. White 0001 A wide frequency range surface integral formulation for 3-D RLC extraction. Search on Bibsonomy ICCAD The full citation details ... 1999 DBLP  DOI  BibTeX  RDF FastHenry, PEEC, impedance extraction, surface integral equation, electromagnetics
27Nuno Alexandre Marques, Mattan Kamon, Jacob K. White 0001, Luís Miguel Silveira An Efficient Algorithm for Fast Parasitic Extraction and Passive Order Reduction of 3D Interconnect Models. Search on Bibsonomy DATE The full citation details ... 1998 DBLP  DOI  BibTeX  RDF Passive Model Order Reduction, Modified Nodal Analysis, PEEC, Extraction, Interconnect Modeling
19Tuck Boon Chan, Hsinchia Lu, Jun-Kuei Zeng, Charlie Chung-Ping Chen LTCC spiral inductor modeling, synthesis, and optimization. Search on Bibsonomy ASP-DAC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
19N. Hassaïne, L. Villeneuve, Y. Shen, F. Concilio Modeling of Tape Automated Bonding (TAB) for High Performance Integrated Circuits. Search on Bibsonomy CCECE The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
19Rong Jiang 0002, Wenyin Fu, Charlie Chung-Ping Chen EPEEC: comprehensive SPICE-compatible reluctance extraction for high-speed interconnects above lossy multilayer substrates. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
19Zhengtao Yu 0002, Xun Liu Power Analysis of Rotary Clock. Search on Bibsonomy ISVLSI The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
19Hao Yu 0001, Lei He 0001 A sparsified vector potential equivalent circuit model for massively coupled interconnects. Search on Bibsonomy ISCAS (1) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
19Pu Liu, Zhenyu Qi, Sheldon X.-D. Tan Passive Hierarchical Model Order Reduction and Realization of RLCM Circuits. Search on Bibsonomy ISQED The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
19Woo Hyung Lee, Sanjay Pant, David T. Blaauw Analysis and Reduction of On-Chip Inductance Effects in Power Supply Grids. Search on Bibsonomy ISQED The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
19Kaushik Gala, David T. Blaauw, Vladimir Zolotov, Pravin M. Vaidya, Anil Joshi Inductance model and analysis methodology for high-speed on-chip interconnect. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
19Haitian Hu, David T. Blaauw, Vladimir Zolotov, Kaushik Gala, Min Zhao 0001, Rajendran Panda, Sachin S. Sapatnekar A precorrected-FFT method for simulating on-chip inductance. Search on Bibsonomy ICCAD The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
19Tao Lin, Lawrence T. Pileggi Throughput-driven IC communication fabric synthesis. Search on Bibsonomy ICCAD The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
19Phillip J. Restle, Albert E. Ruehli, Steven G. Walker Multi-GHz interconnect effects in microprocessors. Search on Bibsonomy ISPD The full citation details ... 2001 DBLP  DOI  BibTeX  RDF full-wave analysis, simulation, interconnect, inductance, extraction, clock distribution, circuit-tuning
19Atsushi Kamo, Takayuki Watanabe, Hideki Asai Simulation for the optimal placement of decoupling capacitors on printed circuit board. Search on Bibsonomy ISCAS (3) The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
19Mattan Kamon, Nuno Alexandre Marques, Jacob K. White 0001 FastPep: a fast parasitic extraction program for complex three-dimensional geometries. Search on Bibsonomy ICCAD The full citation details ... 1997 DBLP  DOI  BibTeX  RDF electromagnetic modeling, packaging analysis, interconnect, model order reduction
Displaying result #1 - #42 of 42 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license