|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 51 occurrences of 41 keywords
|
|
|
Results
Found 52 publication records. Showing 52 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
48 | John Patrick McGregor, Ruby B. Lee |
Protecting cryptographic keys and computations via virtual secure coprocessing. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SIGARCH Comput. Archit. News ![In: SIGARCH Comput. Archit. News 33(1), pp. 16-26, 2005. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
47 | Chen Huang 0005, Frank Vahid |
Server-side coprocessor updating for mobile devices with FPGAs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPGA ![In: Proceedings of the ACM/SIGDA 18th International Symposium on Field Programmable Gate Arrays, FPGA 2010, Monterey, California, USA, February 21-23, 2010, pp. 125-134, 2010, ACM, 978-1-60558-911-4. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
coprocessing, fpgas, dynamic optimization, acceleration |
47 | Richard E. Smith |
Cost profile of a highly assured, secure operating system. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Trans. Inf. Syst. Secur. ![In: ACM Trans. Inf. Syst. Secur. 4(1), pp. 72-101, 2001. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
LOCK (Logical Coprocessing Kernel), security kernels |
39 | Hankook Jang, Sang-Hwa Chung, Soo-Cheol Oh |
Implementation of a Hybrid TCP/IP Offload Engine Prototype. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Asia-Pacific Computer Systems Architecture Conference ![In: Advances in Computer Systems Architecture, 10th Asia-Pacific Conference, ACSAC 2005, Singapore, October 24-26, 2005, Proceedings, pp. 464-477, 2005, Springer, 3-540-29643-3. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
39 | Shan Jiang, Sean W. Smith, Kazuhiro Minami |
Securing Web Servers against Insider Attack . ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACSAC ![In: 17th Annual Computer Security Applications Conference (ACSAC 2001), 11-14 December 2001, New Orleans, Louisiana, USA, pp. 265-276, 2001, IEEE Computer Society, 0-7695-1405-7. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
|
39 | Steve Guccione |
Run-Time Reconfiguration at Xilinx. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IPDPS Workshops ![In: Parallel and Distributed Processing, 15 IPDPS 2000 Workshops, Cancun, Mexico, May 1-5, 2000, Proceedings, pp. 873-873, 2000, Springer, 3-540-67442-X. The full citation details ...](Pics/full.jpeg) |
2000 |
DBLP DOI BibTeX RDF |
|
29 | Teodora Ivanova Petrova, Zhivo Bozhidarov Petrov |
Linear Images Coprocessing in Environmental Monitoring. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CompSysTech ![In: CompSysTech '22: International Conference on Computer Systems and Technologies 2022, University of Ruse, Ruse, Bulgaria, June 17 - 18, 2022, pp. 91-94, 2022, ACM, 978-1-4503-9644-8. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
29 | Brian M. Sutton, Rafatul Faria, Lakshmi Anirudh Ghantasala, Risi Jaiswal, Kerem Yunus Camsari, Supriyo Datta |
Autonomous Probabilistic Coprocessing With Petaflips per Second. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Access ![In: IEEE Access 8, pp. 157238-157252, 2020. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
29 | Brian M. Sutton, Rafatul Faria, Lakshmi Anirudh Ghantasala, Kerem Yunus Camsari, Supriyo Datta |
Autonomous Probabilistic Coprocessing with Petaflips per Second. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/1907.09664, 2019. The full citation details ...](Pics/full.jpeg) |
2019 |
DBLP BibTeX RDF |
|
29 | Susumu Mashimo, Motoki Amagasaki, Masahiro Iida, Morihiro Kuga, Toshinori Sueyoshi |
Zyndroid: An Android platform for software/hardware coprocessing. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPT ![In: 2014 International Conference on Field-Programmable Technology, FPT 2014, Shanghai, China, December 10-12, 2014, pp. 272-275, 2014, IEEE, 978-1-4799-6245-7. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
29 | Sebastian Breß |
Why it is time for a HyPE: A Hybrid Query Processing Engine for Efficient GPU Coprocessing in DBMS. (PDF / PS) ![Search on Bibsonomy](Pics/bibsonomy.png) |
Proc. VLDB Endow. ![In: Proc. VLDB Endow. 6(12), pp. 1398-1403, 2013. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
29 | Sebastian Breß, Stefan Kiltz, Martin Schäler |
Forensics on GPU Coprocessing in Databases - Research Challenges, First Experiments, and Countermeasures. ![Search on Bibsonomy](Pics/bibsonomy.png) |
BTW Workshops ![In: Datenbanksysteme für Business, Technologie und Web (BTW), - Workshopband, 15. Fachtagung des GI-Fachbereichs `Datenbanken und Informationssysteme` (DBIS), 11.-15.3.2013 in Magdeburg, Germany. Proceedings, pp. 115-129, 2013, GI, 978-3-88579-610-7. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
29 | Sebastian Breß, Norbert Siegmund, Ladjel Bellatreche, Gunter Saake |
An Operator-Stream-Based Scheduling Engine for Effective GPU Coprocessing. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ADBIS ![In: Advances in Databases and Information Systems - 17th East European Conference, ADBIS 2013, Genoa, Italy, September 1-4, 2013. Proceedings, pp. 288-301, 2013, Springer, 978-3-642-40682-9. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
29 | Guodong Han, Chenggang Zhang, King Tin Lam, Cho-Li Wang |
Java with Auto-parallelization on Graphics Coprocessing Architecture. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICPP ![In: 42nd International Conference on Parallel Processing, ICPP 2013, Lyon, France, October 1-4, 2013, pp. 504-509, 2013, IEEE Computer Society, 978-0-7695-5117-3. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
29 | Mark M. Seeger, Stephen D. Wolthusen |
Towards Concurrent Data Sampling Using GPU Coprocessing. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ARES ![In: Seventh International Conference on Availability, Reliability and Security, Prague, ARES 2012, Czech Republic, August 20-24, 2012, pp. 557-563, 2012, IEEE Computer Society, 978-1-4673-2244-7. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
29 | Lothar Stolz, Matthias Ihmig, Walter Stechele |
An evaluation on using GPU coprocessing for software radios on a low-cost platform. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DASIP ![In: Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, DASIP 2012, Karlsruhe, Germany, October 23-25, 2012, pp. 1-8, 2012, IEEE, 978-1-4673-2089-4. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
29 | Carlo Sau, Danilo Pani, Francesca Palumbo, Luigi Raffo |
A nature-inspired adaptive floating-point coprocessing system. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DASIP ![In: Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, DASIP 2012, Karlsruhe, Germany, October 23-25, 2012, pp. 1-8, 2012, IEEE, 978-1-4673-2089-4. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
29 | Sebastian Breß, Felix Beier, Hannes Rauhe, Eike Schallehn, Kai-Uwe Sattler, Gunter Saake |
Automatic Selection of Processing Units for Coprocessing in Databases. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ADBIS ![In: Advances in Databases and Information Systems - 16th East European Conference, ADBIS 2012, Poznań, Poland, September 18-21, 2012. Proceedings, pp. 57-70, 2012, Springer, 978-3-642-33073-5. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
29 | Devi Yalamarthy, Joel Coburn, Rajesh Gupta 0001, Glen Edwards, Mark Kelly |
Computational Mass Spectrometry in a Reconfigurable Coherent Coprocessing Architecture. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Des. Test Comput. ![In: IEEE Des. Test Comput. 28(4), pp. 58-67, 2011. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
29 | Nathan Fabian, Kenneth Moreland, David C. Thompson 0001, Andrew C. Bauer, Patrick Marion, Berk Geveci, Michel E. Rasquin, Kenneth E. Jansen |
The ParaView Coprocessing Library: A scalable, general purpose in situ visualization library. ![Search on Bibsonomy](Pics/bibsonomy.png) |
LDAV ![In: IEEE Symposium on Large Data Analysis and Visualization, LDAV 2011, Providence, Rhode Island, USA, 23-24 October, 2011, pp. 89-96, 2011, IEEE Computer Society, 978-1-4673-0156-5. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
29 | François Philipp, Manfred Glesner |
A Multi-level Reconfigurable Architecture for a Wireless Sensor Node Coprocessing Unit. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IPDPS Workshops ![In: 25th IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2011, Anchorage, Alaska, USA, 16-20 May 2011 - Workshop Proceedings, pp. 334-337, 2011, IEEE, 978-1-61284-425-1. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
29 | Stephen J. J. Ong, Zahid Abdul Halim |
Coprocessing Architecture in System-on-Programmable-Chip for Walk on the Boundary Method to Calculate Capacitance. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DASC ![In: IEEE Ninth International Conference on Dependable, Autonomic and Secure Computing, DASC 2011, 12-14 December 2011, Sydney, Australia, pp. 351-355, 2011, IEEE Computer Society, 978-0-7695-4612-4. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
29 | Hankook Jang, Sang-Hwa Chung, Dae-Hyun Yoo |
Design and implementation of a protocol offload engine for TCP/IP and remote direct memory access based on hardware/software coprocessing. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Microprocess. Microsystems ![In: Microprocess. Microsystems 33(5-6), pp. 333-342, 2009. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
|
29 | Bingsheng He, Mian Lu, Ke Yang, Rui Fang, Naga K. Govindaraju, Qiong Luo 0001, Pedro V. Sander |
Relational query coprocessing on graphics processors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Trans. Database Syst. ![In: ACM Trans. Database Syst. 34(4), pp. 21:1-21:39, 2009. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
|
29 | Zhoukun Wang, Omar Hammami |
C-based hardware-accelerator coprocessing for SOC an quantitative area-performance evaluation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICECS ![In: 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008, St. Julien's, Malta, August 31 2008-September 3, 2008, pp. 522-525, 2008, IEEE, 978-1-4244-2181-7. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
29 | Valery L. Mironov, Tumen N. Chimitdorzhiev, Pavel N. Dagurov, Aleksey V. Dmitriev |
Coprocessing of radar coherence and spectral optical data. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IGARSS ![In: IEEE International Geoscience & Remote Sensing Symposium, IGARSS 2005, July 25-29, 2005, Seoul, Korea, Proceedings, pp. 3913-3915, 2005, IEEE, 0-7803-9050-4. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
29 | Huakai Zhang, Jason Fritts |
EBCOT coprocessing architecture for JPEG2000. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VCIP ![In: Visual Communications and Image Processing 2004, VCIP 2004, San Jose, California, USA, 18-22 January 2004, 2004, SPIE, 9780819452115. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
29 | Art Lew |
Nondeterministic dynamic programming on a parallel coprocessing system. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Appl. Math. Comput. ![In: Appl. Math. Comput. 120(1-3), pp. 139-147, 2001. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
|
29 | Alex R. Bugeja, W. Yang |
A reconfigurable VLSI coprocessing system for the block matching algorithm. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Very Large Scale Integr. Syst. ![In: IEEE Trans. Very Large Scale Integr. Syst. 5(3), pp. 329-337, 1997. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
|
29 | David Greenfield, Caleb Crome, Martin S. Won, Doug Amos |
Enhancing fixed point DSP processor performance by adding CPLDs as coprocessing elements. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPL ![In: Field-Programmable Logic and Applications, 7th International Workshop, FPL '97, London, UK, September 1-3, 1997, Proceedings, pp. 324-332, 1997, Springer, 3-540-63465-7. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
|
29 | Eddy H. Debaere, Jan M. Van Campenhout |
Interpretation and instruction path coprocessing. ![Search on Bibsonomy](Pics/bibsonomy.png) |
|
1990 |
RDF |
|
29 | Eddy H. Debaere |
Instruction-path coprocessing to solve some RISC problems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SIGARCH Comput. Archit. News ![In: SIGARCH Comput. Archit. News 17(5), pp. 83-94, 1989. The full citation details ...](Pics/full.jpeg) |
1989 |
DBLP DOI BibTeX RDF |
|
27 | John Nickolls, William J. Dally |
The GPU Computing Era. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Micro ![In: IEEE Micro 30(2), pp. 56-69, 2010. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
scalable parallel computing, heterogeneous CPU+GPU coprocessing, Tesla GPU architecture, Fermi GPU architecture, NVIDIA, CUDA, GPU computing |
27 | Chen Huang 0005, Frank Vahid |
Transmuting coprocessors: dynamic loading of FPGA coprocessors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DAC ![In: Proceedings of the 46th Design Automation Conference, DAC 2009, San Francisco, CA, USA, July 26-31, 2009, pp. 848-851, 2009, ACM, 978-1-60558-497-3. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
coprocessing, FPGAs, online algorithms, dynamic optimization, acceleration, runtime configuration |
27 | Chen Huang 0005, Frank Vahid |
Dynamic coprocessor management for FPGA-enhanced compute platforms. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CASES ![In: Proceedings of the 2008 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES 2008, Atlanta, GA, USA, October 19-24, 2008, pp. 71-78, 2008, ACM. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
coprocessing, online algorithms., FPGAs, dynamic optimization, acceleration, runtime configuration |
27 | Paul D. Stachour, Bhavani Thuraisingham |
Design of LDV: A Multilevel Secure Relational Database Management System. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Knowl. Data Eng. ![In: IEEE Trans. Knowl. Data Eng. 2(2), pp. 190-209, 1990. The full citation details ...](Pics/full.jpeg) |
1990 |
DBLP DOI BibTeX RDF |
classification level, polyinstantiation, type enforcement, multilevel secure relational database management system, secure database system, LDV, Lock Data Views, LOgical Coprocessing Kernel, assured pipelines, query processor, update processor, relational databases, operating system, aggregation, security policy, inference, security of data, LOCK, metadata management, Trusted Computing Base |
19 | Silvia Franchini, Antonio Gentile, Filippo Sorbello, Giorgio Vassallo, Salvatore Vitabile |
An FPGA Implementation of a Quadruple-Based Multiplier for 4D Clifford Algebra. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DSD ![In: 11th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2008, Parma, Italy, September 3-5, 2008, pp. 743-751, 2008, IEEE Computer Society, 978-0-7695-3277-6. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
19 | Sergio Barrachina 0001, Maribel Castillo, Francisco D. Igual, Rafael Mayo 0002, Enrique S. Quintana-Ortí |
Evaluation and tuning of the Level 3 CUBLAS for graphics processors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IPDPS ![In: 22nd IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2008, Miami, Florida USA, April 14-18, 2008, pp. 1-8, 2008, IEEE. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
19 | Hankook Jang, Sang-Hwa Chung, Dae-Hyun Yoo |
Implementation of an efficient RDMA mechanism tightly coupled with a TCP/IP offload engine. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SIES ![In: IEEE Third International Symposium on Industrial Embedded Systems, SIES 2008, Montpellier / La Grande Motte, France, June 11-13, 2008, pp. 82-88, 2008, IEEE, 978-1-4244-1994-4. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
19 | Francisco D. Igual, Rafael Mayo 0002, Enrique S. Quintana-Ortí |
Attaining High Performance in General-Purpose Computations on Current Graphics Processors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VECPAR ![In: High Performance Computing for Computational Science - VECPAR 2008, 8th International Conference, Toulouse, France, June 24-27, 2008. Revised Selected Papers, pp. 406-419, 2008, Springer, 978-3-540-92858-4. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
general purpose computing on GPU, image processing, high performance, linear algebra, Graphics processors (GPUs) |
19 | Jer-Min Jou, Yun-Lung Lee, Chen-Yen Lin, Chien-Ming Sun |
A Novel Reconfigurable Computation Unit for DSP Applications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISVLSI ![In: 2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), May 9-11, 2007, Porto Alegre, Brazil, pp. 439-444, 2007, IEEE Computer Society, 0-7695-2896-1. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
19 | David A. Bader, Virat Agarwal, Kamesh Madduri |
On the Design and Analysis of Irregular Algorithms on the Cell Processor: A Case Study of List Ranking. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IPDPS ![In: 21th International Parallel and Distributed Processing Symposium (IPDPS 2007), Proceedings, 26-30 March 2007, Long Beach, California, USA, pp. 1-10, 2007, IEEE. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
19 | Nikolaos G. Bartzoudis, Klaus D. McDonald-Maier |
Online monitoring of FPGA-based co-processing engines embedded in dependable workstations. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IOLTS ![In: 13th IEEE International On-Line Testing Symposium (IOLTS 2007), 8-11 July 2007, Heraklion, Crete, Greece, pp. 79-84, 2007, IEEE Computer Society, 0-7695-2918-6. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
FPGAs, error detection, dependable systems, online monitoring |
19 | Nikolaos G. Bartzoudis, Klaus D. McDonald-Maier |
An embedded sensor validation system for adaptive condition monitoring of a wind farms. ![Search on Bibsonomy](Pics/bibsonomy.png) |
AHS ![In: Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007), August 5-8, 2007, University of Edinburgh, Scotland, United Kingdom, pp. 652-659, 2007, IEEE Computer Society, 0-7695-2866-X. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
Sensor validation, FPGAs, embedded systems, adaptive systems, condition monitoring |
19 | Rajesh Gupta 0001 |
Programming models and languages for SoC-implemented architectures. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MEMOCODE ![In: 4th ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2006), 27-29 July 2006, Embassy Suites, Napa, California, USA, pp. 125, 2006, IEEE Computer Society, 1-4244-0421-5. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
19 | Antonio Gentile, Salvatore Segreto, Filippo Sorbello, Giorgio Vassallo, Salvatore Vitabile, Vincenzo Vullo |
CliffoSor: A Parallel Embedded Architecture for Geometric Algebra and Computer Graphics. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CAMP ![In: Seventh International Workshop on Computer Architectures for Machine Perception (CAMP 2005), 4-6 July 2005, Palermo, Italy, pp. 90-95, 2005, IEEE Computer Society, 0-7695-2255-6. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
19 | Tay-Jyi Lin, Chein-Wei Jen |
CASCADE - configurable and scalable DSP environment. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS (4) ![In: Proceedings of the 2002 International Symposium on Circuits and Systems, ISCAS 2002, Scottsdale, Arizona, USA, May 26-29, 2002, pp. 870-873, 2002, IEEE, 0-7803-7448-7. The full citation details ...](Pics/full.jpeg) |
2002 |
DBLP DOI BibTeX RDF |
|
19 | Alexandre R. S. Romariz, P. U. A. Ferreira, J. V. Campêlo Jr., Marcio L. Graciano Jr., José C. da Costa |
Design of a Hybrid Digital-Analog Neural Co-Processor for Signal Processing. ![Search on Bibsonomy](Pics/bibsonomy.png) |
EUROMICRO ![In: 22rd EUROMICRO Conference '96, Beyond 2000: Hardware and Software Design Strategies, September 2-5, 1996, Prague, Czech Republic, pp. 513-519, 1996, IEEE Computer Society, 0-8186-7487-3. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
hybrid digital-analog neural co-processor, digitally-controlled multiplexing, CMOS analog circuits, VLSI, signal processing, VLSI design, multilayer perceptrons, VLSI implementation, hybrid architecture, capacitors, analog multipliers |
19 | Bradly K. Fawcett, J. Watson |
Reconfigurable Processing With Field Programmable Gate Arrays. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASAP ![In: 1996 International Conference on Application-Specific Systems, Architectures, and Processors (ASAP '96), August 19-23, 1996, Chicago, IL , USA, pp. 293-302, 1996, IEEE Computer Society, 0-8186-7542-X. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
reconfigurable processing, internal architecture, computationally-intensive tasks, programmable solution, XC6200 FPGA architecture, SRAM control store, on-chip memory capability, field programmable gate arrays, interconnections, reconfigurable architectures, processors, coprocessors, coprocessors, SRAM chips, SRAM-based field programmable gate arrays |
19 | Kazuhiro Hayashi, Toshiaki Miyazaki, Kazuhiro Shirakawa, Kazuhisa Yamada, Naohisa Ohta |
Reconfigurable real-time signal transport system using custom FPGAs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FCCM ![In: 3rd IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '95), 19-21 April 1995, Napa Valley, CA, USA, pp. 68-77, 1995, IEEE Computer Society, 0-8186-7086-X. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
|
19 | Karlheinz Hafner, Hartmut C. Ritter, Thomas M. Schwair, Stefan Wallstab, Michael Deppermann, Jürgen Gessner, Stefan Koesters, Wolf-Dietrich Moeller, Gerd Sandweg |
Design and Test of an Integrated Cryptochip. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Des. Test Comput. ![In: IEEE Des. Test Comput. 8(4), pp. 6-17, 1991. The full citation details ...](Pics/full.jpeg) |
1991 |
DBLP DOI BibTeX RDF |
|
19 | John F. Palmer |
The INTEL® 8087 numeric data processor. ![Search on Bibsonomy](Pics/bibsonomy.png) |
AFIPS National Computer Conference ![In: American Federation of Information Processing Societies: 1980 National Computer Conference, 19-22 May 1980, Anaheim, California, USA, pp. 887-893, 1980, AFIPS Press, 978-1-4503-7923-6. The full citation details ...](Pics/full.jpeg) |
1980 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #52 of 52 (100 per page; Change: )
|
|