|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 9 occurrences of 9 keywords
|
|
|
Results
Found 17 publication records. Showing 17 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
67 | Saravanan Padmanaban, Spyros Tragoudas |
Non-Enumerative Path Delay Fault Diagnosis . |
DATE |
2003 |
DBLP DOI BibTeX RDF |
|
54 | Carlos G. Parodi, Vishwani D. Agrawal, Michael L. Bushnell, Shianling Wu |
A non-enumerative path delay fault simulator for sequential circuits. |
ITC |
1998 |
DBLP DOI BibTeX RDF |
|
47 | Anand L. D'Souza, Michael S. Hsiao |
Error Diagnosis of Sequential Circuits Using Region-Based Model. |
J. Electron. Test. |
2005 |
DBLP DOI BibTeX RDF |
non-enumerative, diagnosis, sequential, region-based |
43 | Nabil M. Abdulrazzaq, Sandeep K. Gupta 0001 |
Path-Delay Fault Simulation for Circuits with Large Numbers of Paths for Very Large Test Sets. |
VTS |
2003 |
DBLP DOI BibTeX RDF |
|
30 | Suvodeep Gupta, Srinivas Katkoori |
A Fast Word-Level Statistical Estimator of Intra-Bus Crosstalk. |
DATE |
2004 |
DBLP DOI BibTeX RDF |
|
30 | Marwan A. Gharaybeh, Vishwani D. Agrawal, Michael L. Bushnell, Carlos G. Parodi |
False-Path Removal Using Delay Fault Simulation. |
J. Electron. Test. |
2000 |
DBLP DOI BibTeX RDF |
design for testability, fault simulation, Delay testing, path delay faults, synthesis for testability, redundancy removal |
23 | Ahish Mysore Somashekar, Spyros Tragoudas, Rathish Jayabharathi, Sreenivas Gangadhar |
Non-enumerative Generation of Path Delay Distributions and Its Application to Critical Path Selection. |
ACM Trans. Design Autom. Electr. Syst. |
2016 |
DBLP DOI BibTeX RDF |
|
23 | Ahish Mysore Somashekar, Spyros Tragoudas, Rathish Jayabharathi |
Non-enumerative correlation-aware path selection. |
ICCD |
2015 |
DBLP DOI BibTeX RDF |
|
23 | Elena Chernousova, Pavel Levdik, Alexander Tatarchuk, Vadim Mottl, David Windridge |
Non-enumerative Cross Validation for the Determination of Structural Parameters in Feature-Selective SVMs. |
ICPR |
2014 |
DBLP DOI BibTeX RDF |
|
23 | Stelios Neophytou, Kyriakos Christou, Maria K. Michael |
A Non-Enumerative Technique for Measuring Path Correlation in Digital Circuits. |
J. Electron. Test. |
2012 |
DBLP DOI BibTeX RDF |
|
23 | Ahish Mysore Somashekar, Spyros Tragoudas, Sreenivas Gangadhar, Rathish Jayabharathi |
Non-enumerative generation of statistical path delays for ATPG. |
ICCD |
2012 |
DBLP DOI BibTeX RDF |
|
23 | Marwan A. Gharaybeh, Michael L. Bushnell, Vishwani D. Agrawal |
An Exact Non-Enumerative Fault Simulator for Path-Delay Faults. |
ITC |
1996 |
DBLP DOI BibTeX RDF |
|
23 | Irith Pomeranz, Sudhakar M. Reddy, Prasanti Uppaluri |
NEST: A Non-Enumerative Test Generation Method for Path Delay Faults in Combinational Circuits. |
DAC |
1993 |
DBLP DOI BibTeX RDF |
|
23 | Irith Pomeranz, Sudhakar M. Reddy |
An efficient non-enumerative method to estimate path delay fault coverage. |
ICCAD |
1992 |
DBLP DOI BibTeX RDF |
|
17 | Mahilchi Milir Vaseekar Kumar, Spyros Tragoudas, Sreejit Chakravarty, Rathish Jayabharathi |
Implicit and Exact Path Delay Fault Grading in Sequential Circuits. |
DATE |
2005 |
DBLP DOI BibTeX RDF |
|
15 | Maria K. Michael, Spyros Tragoudas |
ATPG for Path Delay Faults without Path Enumeration. |
ISQED |
2001 |
DBLP DOI BibTeX RDF |
|
15 | Anand L. D'Souza, Michael S. Hsiao |
Error Diagnosis of Sequential Circuits Using Region-Based Mode. |
VLSI Design |
2001 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #17 of 17 (100 per page; Change: )
|
|