The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications at "AISTECS@HiPEAC"( http://dblp.L3S.de/Venues/AISTECS@HiPEAC )

URL (DBLP): http://dblp.uni-trier.de/db/conf/hipeac

Publication years (Num. hits)
2016 (9) 2017 (14) 2018 (5)
Publication types (Num. hits)
inproceedings(25) proceedings(3)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
No Growbag Graphs found.

Results
Found 28 publication records. Showing 28 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Dimitris Syrivelis, Andrea Reale, Kostas Katrinis, Christian Pinto A Software-defined SoC Memory Bus Bridge Architecture for Disaggregated Computing. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Giovanna Calò, Gaetano Bellanca, Ali Emre Kaplan, Franco Fuschini, Marina Barbiroli, Michele Bozzetti, Paolo Bassi, Vincenzo Petruzzelli Integrated Vivaldi antennas, an enabling technology for optical wireless networks on chip. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Amir Atabaki Monolithic Optical Interconnects in Zero-Change CMOS. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Sören Sonntag, José Manuel García Carrasco, Sébastien Rumley, Alessandro Cilardo (eds.) Proceedings of the 3rd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems, AISTECS 2018, Manchester, United Kingdom, January 22-22, 2018 Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Brian Lebiednik, Sergi Abadal, Hyoukjun Kwon, Tushar Krishna Spoofing Prevention via RF Power Profiling in Wireless Network-on-Chip. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
1Kari Clark, Phill Watt Enabling high performance rack-scale optical switching through global synchronisation. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Sören Sonntag, José Manuel García Carrasco, José Luis Abellán Miguel, Daniel Müller-Gritschneder (eds.) Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems, AISTECS@HiPEAC 2017, Stockholm, Sweden, January 25, 2017 Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Jeremiah J. Wilke Bringing minimal routing back to HPC through silicon photonics: a study of "flexfly" architectures with the structural simulation toolkit (SST). Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Benoît Dupont de Dinechin, Amaury Graillat Network-on-chip service guarantees on the kalray MPPA-256 bostan processor. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Syed Ijlal Shah Interconnects for next generation SoC designs. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Emmanuel Ofori-Attah, Michael Opoku Agyeman A survey of low power NoC design techniques. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Muhammad Obaidullah, Gul N. Khan Optimal application mapping to 2D-mesh NoCs by using a tabu-based particle swarm methodology. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Fernando Pereñíguez-Garcia, José L. Abellán Secure communications in wireless network-on-chips. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Monobrata Debnath, Dimitris Konstantinou, Chrysostomos Nicopoulos, Giorgos Dimitrakopoulos, Wei-Ming Lin, Junghee Lee Low-cost congestion management in networks-on-chip using edge and in-network traffic throttling. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Marco Balboni, Davide Bertozzi Transparent lifetime built-in self-testing of networks-on-chip through the selective non-concurrent testing of their communication channels. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Jean-Pierre Panziera BXI: designing a network for eXascale. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1François Abel, Andreas Doering Microserver + micro-switch = micro-datacenter. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Nikos Pleros, Nikos Terzenidis, Theoni Alexoudi, K. Vyrsokinos, George T. Kanellos, Dimitris Syrivelis Software-defined board- and chip-level optical interconnects for multi-socket communication and disaggregated computing. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Yong Hu, Daniel Müller-Gritschneder, Ulf Schlichtmann Model-based framework for networks-on-chip design space exploration. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
1Gabriele Miorandi, Mahdi Tala, Marco Balboni, Luca Ramini, Davide Bertozzi Evolutionary vs. Revolutionary Interconnect Technologies for Future Low-Power Multi-Core Systems. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Sören Sonntag, Sandro Bartolini, Giorgos Dimitrakopoulos, José M. García 0001 (eds.) Proceedings of the 1st International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems, AISTECS@HiPEAC 2016, Prague, Czech Republic, January 18, 2016 Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Muhammad Ridwan Madarbux, Anouk Van Laer, Philip M. Watts, Timothy M. Jones 0001 Energy Efficient And Low Latency Interconnection Network For Multicast Invalidates In Shared Memory Systems. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Armin Runge, Reiner Kolla Consideration of the Flit Size for Deflection Routing based Network-on-Chips. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Sébastien Rumley, Meisam Bahadori, Ke Wen, Dessislava Nikolova, Keren Bergman PhoenixSim: Crosslayer Design and Modeling of Silicon Photonic Interconnects. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Rafael K. V. Maeda, Peng Yang 0003, Xiaowen Wu, Zhe Wang 0003, Jiang Xu 0001, Zhehui Wang, Haoran Li 0002, Luan H. K. Duong, Zhifei Wang JADE: a Heterogeneous Multiprocessor System Simulation Platform Using Recorded and Statistical Application Models. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Najwa Salama, Azeddien M. Sllame Designing an Efficient MPLS-Based Switch for FAT Tree Network-on-Chip Systems. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Nikos Terzenidis, Pavlos Maniotis, Nikos Pleros Bringing OptoBoards to HPC-scale environments: An OptoHPC simulation engine. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
1Robert Hesse, Natalie D. Enright Jerger Hierarchical Clustering for On-Chip Networks. Search on Bibsonomy AISTECS@HiPEAC The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #28 of 28 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license