The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for NTP with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1985-2002 (17) 2003-2005 (19) 2006-2008 (20) 2009-2016 (19) 2017-2019 (18) 2020-2022 (17) 2023-2024 (4)
Publication types (Num. hits)
article(34) incollection(1) inproceedings(79)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 67 occurrences of 46 keywords

Results
Found 114 publication records. Showing 114 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
17Tadayoshi Kohno, Andre Broido, Kimberly C. Claffy Remote Physical Device Fingerprinting. Search on Bibsonomy S&P The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
17Satoshi Kawanami, Takeshi Nishimura, Tomoya Enokido, Makoto Takizawa 0001 A Scalable Group Communication Protocol with Global Clock. Search on Bibsonomy AINA The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
17Sok-Ian Sou, Quincy Wu, Yi-Bing Lin, Che-Hua Yeh Prepaid mechanism of VoIP and messaging services. Search on Bibsonomy ITRE The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
17Guangtong Cao, Jennifer L. Welch Accurate Multihop Clock Synchronization in Mobile Ad Hoc Networks. Search on Bibsonomy ICPP Workshops The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
17So-Young Hwang, Dong-Hui Yu, Ki-Joune Li Embedded System Design for Network Time Synchronization. Search on Bibsonomy EUC The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
17Jeremy Elson, Kay Römer Wireless sensor networks: a new regime for time synchronization. Search on Bibsonomy Comput. Commun. Rev. The full citation details ... 2003 DBLP  DOI  BibTeX  RDF wireless sensor network, time synchronization
17Saurabh Ganeriwal, Ram Kumar 0001, Mani B. Srivastava Timing-sync protocol for sensor networks. Search on Bibsonomy SenSys The full citation details ... 2003 DBLP  DOI  BibTeX  RDF sensor networks, medium access control, time synchronization, packet delay, clock drift
17Kai-Steffen Hielscher, Reinhard German A Low-Cost Infrastructure for High Precision High Volume Performance Measurements of Web Clusters. Search on Bibsonomy Computer Performance Evaluation / TOOLS The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
17Jorji Nonaka, Gerson H. Pfitscher, Katsumi Onisi, Hideo Nakano Low-Cost Hybrid Internal Clock Synchronization Mechanism for COTS PC Cluster (Research Note). Search on Bibsonomy Euro-Par The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
17Akihiro Inokuchi, Takashi Washio, Hiroshi Motoda An Apriori-Based Algorithm for Mining Frequent Substructures from Graph Data. Search on Bibsonomy PKDD The full citation details ... 2000 DBLP  DOI  BibTeX  RDF
17Christoph Liebig, Mariano Cilia, Alejandro P. Buchmann Event Composition in Time-dependent Distributed Systems. Search on Bibsonomy CoopIS The full citation details ... 1999 DBLP  DOI  BibTeX  RDF distributed active systems, time-dependent distributed systems, distributed event composition, event time stamping
17Zhonghua Yang, Chengzheng Sun, Abdul Sattar 0001, Yanyan Yang A New Look At Multimedia Synchronization in Distributed Environments. Search on Bibsonomy ISPAN The full citation details ... 1999 DBLP  DOI  BibTeX  RDF Clock-driven protocols, Distributed systems, Multimedia synchronization
17Vern Paxson On Calibrating Measurements of Packet Transit Times. Search on Bibsonomy SIGMETRICS The full citation details ... 1998 DBLP  DOI  BibTeX  RDF
17Hiromichi Yamada, Takashi Hotta, Takahiro Nishiyama, Fumio Murabayashi, Tatsumi Yamauchi, Hideo Sawamoto A 13.3ns double-precision floating-point ALU and multiplier. Search on Bibsonomy ICCD The full citation details ... 1995 DBLP  DOI  BibTeX  RDF double-precision floating-point ALU, floating-point multiplier, carry select addition, prerounding techniques, noise tolerant precharge circuit, two-cycle latency, 13.3 ns, 0.3 micron, 2.5 V, 150 MHz, normalization, floating point arithmetic, CMOS integrated circuits, multiplying circuits, CMOS technology, arithmetic logic unit
Displaying result #101 - #114 of 114 (100 per page; Change: )
Pages: [<<][1][2]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license