|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 1596 occurrences of 900 keywords
|
|
|
Results
Found 3248 publication records. Showing 3248 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
12 | Hyman Shanan, Declan Dalton, Vamshi Chillara, Pablo Dato |
A 9-to-12GHz Coupled-RTWO FMCW ADPLL with 97fs RMS Jitter, -120dBc/Hz PN at 1MHz Offset, and With Retrace Time of 12.5ns and 2μs Chirp Settling Time. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISSCC ![In: IEEE International Solid-State Circuits Conference, ISSCC 2022, San Francisco, CA, USA, February 20-26, 2022, pp. 146-148, 2022, IEEE, 978-1-6654-2800-2. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Keita Yasutomi, Tatsuki Furuhashi, Koki Sagawa, Taishi Takasawa, Keiichiro Kagawa, Shoji Kawahito |
A 38µm Range Precision Time-of-Flight CMOS Range Line Imager with Gating Driver Jitter Reduction Using Charge-Injection Pseudo Photocurrent Reference. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISSCC ![In: IEEE International Solid-State Circuits Conference, ISSCC 2022, San Francisco, CA, USA, February 20-26, 2022, pp. 100-102, 2022, IEEE, 978-1-6654-2800-2. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Simone Mattia Dartizio, Francesco Buccoleri, Francesco Tesolin, Luca Avallone, Alessio Santiccioli, Agata Iesurum, Giovanni Steffan, Dmytro Cherniak, Luca Bertulessi, Andrea Bevilacqua, Carlo Samori, Andrea Leonardo Lacaita, Salvatore Levantino |
A 68.6fsrms-Total-integrated-Jitter and 1.5µs-LocKing-Time Fractional-N Bang-Bang PLL Based on Type-II Gear Shifting and Adaptive Frequency Switching. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISSCC ![In: IEEE International Solid-State Circuits Conference, ISSCC 2022, San Francisco, CA, USA, February 20-26, 2022, pp. 1-3, 2022, IEEE, 978-1-6654-2800-2. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Chanwoong Hwang, Hangi Park, Taeho Seong, Jaehyouk Choi |
A 188fsrms-Jitter and -243d8-FoMjitter 5.2GHz-Ring-DCO-Based Fractional-N Digital PLL with a 1/8 DTC-Range-Reduction Technique Using a Quadruple-Timing-Margin Phase Selector. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISSCC ![In: IEEE International Solid-State Circuits Conference, ISSCC 2022, San Francisco, CA, USA, February 20-26, 2022, pp. 378-380, 2022, IEEE, 978-1-6654-2800-2. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Sonam Sadhukhan, Pranav Kumar, Arpan Thakkar, Apoorva Bhatia, Saurabh Saxena |
A Class-C Injection-Locked Tripler with 48 dB Sub-Harmonic Suppression and 15 fs Additive RMS Jitter in 0.13μm BiCMOS Process. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS ![In: IEEE International Symposium on Circuits and Systems, ISCAS 2022, Austin, TX, USA, May 27 - June 1, 2022, pp. 2740-2744, 2022, IEEE, 978-1-6654-8485-5. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Yu Zhao, Behzad Razavi |
Phase Noise Integration Limits for Jitter Calculation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS ![In: IEEE International Symposium on Circuits and Systems, ISCAS 2022, Austin, TX, USA, May 27 - June 1, 2022, pp. 1005-1008, 2022, IEEE, 978-1-6654-8485-5. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Xi Wang, Wei Wei 0030, Xiyi Weng, Danyang Wang, Jiawang Wei, Weilin Xie, Yi Dong |
Elimination of the PMD Related Delay Jitter in an Ultra-Stable Microwave Signal Distribution System. ![Search on Bibsonomy](Pics/bibsonomy.png) |
OFC ![In: Optical Fiber Communications Conference and Exhibition, OFC 2022, San Diego, CA, USA, March 6-10, 2022, pp. 1-3, 2022, IEEE, 978-1-55752-466-9. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP BibTeX RDF |
|
12 | Prateek Agnihotri |
An efficient analysis for True Random number generators using A Postprocessor, Jitter Metastability, Tree-Based Interleaver & CMOS inverter prototype technology. ![Search on Bibsonomy](Pics/bibsonomy.png) |
iSES ![In: IEEE International Symposium on Smart Electronic Systems, iSES 2022, Warangal, India, December 18-22, 2022, pp. 384-389, 2022, IEEE, 979-8-3503-9922-6. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Yung-Chuan Su, Shi-Yu Huang |
Just-Enough Strategy for Accurate Clock Jitter Measurement Using A Cyclic Time-to-Digital Converter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISOCC ![In: 19th International SoC Design Conference, ISOCC 2022, Gangneung-si, Republic of Korea, October 19-22, 2022, pp. 45-46, 2022, IEEE, 978-1-6654-5971-6. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Fern Nee Tan, Li Wern Chew, Ling Li Ong |
Determining PCIe5 Jitter Margin using SIPI Co-Sim. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISOCC ![In: 19th International SoC Design Conference, ISOCC 2022, Gangneung-si, Republic of Korea, October 19-22, 2022, pp. 125-126, 2022, IEEE, 978-1-6654-5971-6. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Zhiyuan Cheng 0011, Zhiguo Li, Zhou Ji, Peipei Yan, Aili Xia |
Quantitative atmospheric phase jitter simulating research of optic field imaging. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCIR ![In: Proceedings of the 2nd International Conference on Control and Intelligent Robotics, ICCIR 2022, Nanjing, China, June 24-26, 2022, pp. 231-234, 2022, ACM, 978-1-4503-9717-9. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Jithin Kallukalam Sojan, K. Haribabu 0001 |
Monitoring Jitter in Software Defined Networks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
AINA (2) ![In: Advanced Information Networking and Applications - Proceedings of the 36th International Conference on Advanced Information Networking and Applications (AINA-2022), Volume 2, pp. 635-645, 2022, Springer, 978-3-030-99586-7. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Santunu Sarangi, Indranil Som, T. K. Bhattacharyya |
A 10 Gb/s On-chip Jitter Measurement Circuit Based on Transition Region Scanning Method. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSID ![In: 35th International Conference on VLSI Design and 2022 21st International Conference on Embedded Systems, VLSID 2022, Bangalore, India, February 26 - March 2, 2022, pp. 44-49, 2022, IEEE, 978-1-6654-8505-0. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Moaaz Hudhud Mughrabi, Aunnoy K. Mutasim, Wolfgang Stuerzlinger, Anil Ufuk Batmaz |
My Eyes Hurt: Effects of Jitter in 3D Gaze Tracking. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VR Workshops ![In: 2022 IEEE Conference on Virtual Reality and 3D User Interfaces Abstracts and Workshops, VR Workshops, Christchurch, New Zealand, March 12-16, 2022, pp. 310-315, 2022, IEEE, 978-1-6654-8402-2. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Dimitris Kriempardis, Panagiotis J. Gripeos, Efstratios C. Kapotis, Hector E. Nistazakis, Andreas D. Tsigopoulos, Christos K. Volos |
Outage Performance of FSO Links with Chirped Gaussian Pulses and Truncated Modeled Time Jitter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MOCAST ![In: 11th International Conference on Modern Circuits and Systems Technologies, MOCAST 2022, Bremen, Germany, June 8-10, 2022, pp. 1-4, 2022, IEEE, 978-1-6654-6717-9. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Flavien Ronteix-Jacquet |
Reducing latency and jitter in 5G radio access networks. (Réduction de la latence et de la gigue dans le réseau d'accès radio 5G). ![Search on Bibsonomy](Pics/bibsonomy.png) |
|
2022 |
RDF |
|
12 | Long Quang Tran, Peter J. Radcliffe, Liuping Wang |
Simulation is essential for embedded control systems with task jitter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Des. Autom. Embed. Syst. ![In: Des. Autom. Embed. Syst. 25(3), pp. 177-191, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Huici Wu, Hanjie Li, Zhiqing Wei, Ning Zhang 0007, Xiaofeng Tao |
Secrecy Performance Analysis of Air-to-Ground Communication With UAV Jitter and Multiple Random Walking Eavesdroppers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Veh. Technol. ![In: IEEE Trans. Veh. Technol. 70(1), pp. 572-584, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Wanghua Wu, Chih-Wei Yao, Chengkai Guo, Pei-Yuan Chiang, Lei Chen, Pak-Kim Lau, Zhanjun Bai, Sang Won Son, Thomas Byunghak Cho |
A 14-nm Ultra-Low Jitter Fractional-N PLL Using a DTC Range Reduction Technique and a Reconfigurable Dual-Core VCO. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE J. Solid State Circuits ![In: IEEE J. Solid State Circuits 56(12), pp. 3756-3767, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Seyeon Yoo, Seojin Choi, Yongsun Lee, Taeho Seong, Younghyun Lim, Jaehyouk Choi |
A Low-Jitter and Low-Reference-Spur Ring-VCO- Based Injection-Locked Clock Multiplier Using a Triple-Point Background Calibrator. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE J. Solid State Circuits ![In: IEEE J. Solid State Circuits 56(1), pp. 298-309, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Yusuf Cinar, Peter Pocta, Desmond Chambers, Hugh Melvin |
Improved Jitter Buffer Management for WebRTC. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Trans. Multim. Comput. Commun. Appl. ![In: ACM Trans. Multim. Comput. Commun. Appl. 17(1), pp. 30:1-30:20, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Cheng Shi, Zhi-Kang Ni, Jun Pan, Zhijie Zheng, Shengbo Ye, Guangyou Fang |
A Method for Reducing Timing Jitter's Impact in Through-Wall Human Detection by Ultra-Wideband Impulse Radar. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Remote. Sens. ![In: Remote. Sens. 13(18), pp. 3577, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Jianing Song, Zhaoxiang Zhang 0002, Akira Iwasaki, Jihe Wang, Jun Sun, Yue Sun |
An Augmented $H_\infty$ Filter for Satellite Jitter Estimation Based on ASTER/SWIR and Blurred Star Images. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Aerosp. Electron. Syst. ![In: IEEE Trans. Aerosp. Electron. Syst. 57(5), pp. 2637-2646, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Tianchi Wang, Haiyang Wang, Wei Chen, Tao Huang |
Optimization of a Nanosecond Pre-Ionization Switch's Breakdown Jitter Characteristic Based on a Probability Distribution Model of Electron Avalanche's Initiation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Access ![In: IEEE Access 9, pp. 13513-13523, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Jinoo Joung, Juhyeok Kwon |
Zero Jitter for Deterministic Networks Without Time-Synchronization. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Access ![In: IEEE Access 9, pp. 49398-49414, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Yin Sun, Jongjoo Lee, Chulsoon Hwang |
A Generalized Power Supply Induced Jitter Model Based on Power Supply Rejection Ratio Response. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Very Large Scale Integr. Syst. ![In: IEEE Trans. Very Large Scale Integr. Syst. 29(6), pp. 1052-1060, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Pierpaolo Palestri, Ahmed Elnaqib, Davide Menin, Klaid Shyti, Francesco Brandonisio, Andrea Bandiziol, Davide Rossi, Roberto Nonis |
Analytical Modeling of Jitter in Bang-Bang CDR Circuits Featuring Phase Interpolation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Very Large Scale Integr. Syst. ![In: IEEE Trans. Very Large Scale Integr. Syst. 29(7), pp. 1392-1401, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Kazunori Takahashi, Roger Roberts, Zhen Jiang, Babak Memarzadeh |
Statistical Evaluation of Signal-to-Noise Ratio and Timing Jitter in Equivalent-Time Sampling Signals. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Instrum. Meas. ![In: IEEE Trans. Instrum. Meas. 70, pp. 1-4, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Sanaz Salem, Mohsen Saneei, Dariush Abbasi-Moghadam |
Jitter Modeling in Digital CDR with Quantization Noise Analysis. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Circuits Syst. Signal Process. ![In: Circuits Syst. Signal Process. 40(8), pp. 3884-3906, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Jun Pan 0001, Guo Ye, Ying Zhu 0002, Xiaolin Song, Fen Hu, Chi Zhang, Mi Wang |
Jitter Detection and Image Restoration Based on Continue Dynamic Shooting Model for High-Resolution TDI CCD Satellite Images. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Geosci. Remote. Sens. ![In: IEEE Trans. Geosci. Remote. Sens. 59(6), pp. 4915-4933, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Samuel Wagner, Brian M. Worthmann, Anh-Vu Pham |
Minimizing Timing Jitter's Impact on Ground-Penetrating Radar Array Coupling Signals. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Geosci. Remote. Sens. ![In: IEEE Trans. Geosci. Remote. Sens. 59(6), pp. 4717-4724, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Behzad Razavi |
Jitter-Power Trade-Offs in PLLs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. I Regul. Pap. ![In: IEEE Trans. Circuits Syst. I Regul. Pap. 68(4), pp. 1381-1387, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Zunsong Yang, Yong Chen 0005, Pui-In Mak, Rui Paulo Martins |
A 0.003-mm2 440fsRMS-Jitter and -64dBc-Reference-Spur Ring-VCO-Based Type-I PLL Using a Current-Reuse Sampling Phase Detector in 28-nm CMOS. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. I Regul. Pap. ![In: IEEE Trans. Circuits Syst. I Regul. Pap. 68(6), pp. 2307-2316, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Xinyu Wang, Huaguo Liang, Yanjie Wang, Liang Yao, Yang Guo, Maoxiang Yi, Zhengfeng Huang, Haochen Qi, Yingchun Lu |
High-Throughput Portable True Random Number Generator Based on Jitter-Latch Structure. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. I Regul. Pap. ![In: IEEE Trans. Circuits Syst. I Regul. Pap. 68(2), pp. 741-750, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Eugene Koskin, Pierre Bisiaux, Dimitri Galayko, Elena Blokhina |
Jitter Optimisation in a Generalised All-Digital Phase-Locked Loop Model. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. II Express Briefs ![In: IEEE Trans. Circuits Syst. II Express Briefs 68(1), pp. 77-81, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Shun-Chi Chang, Shen-Iuan Liu |
A 5-Gb/s Adaptive Digital CDR Circuit With SSC Capability and Enhanced High-Frequency Jitter Tolerance. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. II Express Briefs ![In: IEEE Trans. Circuits Syst. II Express Briefs 68(1), pp. 161-165, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Yun-Sheng Yao, Chang-Cheng Huang, Shen-Iuan Liu |
A Jitter-Tolerance-Enhanced Digital CDR Circuit Using Background Loop Gain Controller. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. II Express Briefs ![In: IEEE Trans. Circuits Syst. II Express Briefs 68(6), pp. 1837-1841, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Antonino Sferlazza, Sophie Tarbouriech, Luca Zaccarian |
State observer with Round-Robin aperiodic sampled measurements with jitter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Autom. ![In: Autom. 129, pp. 109573, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Shahram Modanlou, Gholamreza Ardeshir, Mohammad Gholami |
Analysis and design of a low jitter delay-locked loop using lock state detector. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Int. J. Circuit Theory Appl. ![In: Int. J. Circuit Theory Appl. 49(5), pp. 1410-1419, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Hossein Yaghobi, Javad Tavakoli, Samad Sheikhaei |
A 1.2 GHz jitter-peaking-free Integer-N PLL. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Microelectron. J. ![In: Microelectron. J. 116, pp. 105246, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Shahram Modanlou, Gholamreza Ardeshir, Mohammad Gholami |
A low power and jitter delay cell with pulse width modulation for wide range delay lock loops. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Microelectron. J. ![In: Microelectron. J. 112, pp. 105054, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Zhicheng Cai, Chenglei Peng, Sidan Du |
Jitter: Random Jittering Loss Function. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/2106.13749, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP BibTeX RDF |
|
12 | Markku-Juhani O. Saarinen |
On Entropy and Bit Patterns of Ring Oscillator Jitter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/2102.02196, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP BibTeX RDF |
|
12 | Megha Sahu, Snigdha Damle, Arzad Alam Kherani |
End-to-end uplink delay jitter in LTE systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Wirel. Networks ![In: Wirel. Networks 27(3), pp. 1783-1800, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Markku-Juhani O. Saarinen |
On Entropy and Bit Patterns of Ring Oscillator Jitter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IACR Cryptol. ePrint Arch. ![In: IACR Cryptol. ePrint Arch. 2021, pp. 1363, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP BibTeX RDF |
|
12 | Han Pu, Tianqiang Huang, Bin Weng 0001, Feng Ye, Chenbin Zhao |
Overcome the Brightness and Jitter Noises in Video Inter-Frame Tampering Detection. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Sensors ![In: Sensors 21(12), pp. 3953, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Daniel Gis, Nils Büscher, Christian Haubelt |
Investigation of Timing Behavior and Jitter in a Smart Inertial Sensor Debugging Architecture. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Sensors ![In: Sensors 21(14), pp. 4675, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Zilin Wang, Zhaoxiang Zhang 0002, Limin Dong, Guodong Xu |
Jitter Detection and Image Restoration Based on Generative Adversarial Networks in Satellite Images. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Sensors ![In: Sensors 21(14), pp. 4693, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Shi Zuo, Jianzhong Zhao, Yumei Zhou |
A 0.8 V, 5.3-5.9 GHz Sub-Sampling PLL with 196.5 fsrms Integrated Jitter and -251.6 dB FoM. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Sensors ![In: Sensors 21(22), pp. 7648, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Jiahao Chen, Haoming Li 0004, Tengjia Wang, Zhiyu Wang, Hua Chen 0003, Jiarui Liu 0001, Faxin Yu |
A 92 fsrms jitter frequency synthesizer based on a multicore class-C voltage-controlled oscillator with digital automatic amplitude control. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEICE Electron. Express ![In: IEICE Electron. Express 18(10), pp. 20210136, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Nan Ren, Zaiming Fu, Dandan Zhou, Dexuan Kong, Hanglin Liu, Shulin Tian |
Jitter Decomposition Meets Machine Learning: 1D-Convolutional Neural Network Approach. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Commun. Lett. ![In: IEEE Commun. Lett. 25(6), pp. 1911-1915, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Juan Manuel Miramont, Marcelo Alejandro Colominas, Gastón Schlotthauer |
Voice Jitter Estimation Using High-Order Synchrosqueezing Operators. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE ACM Trans. Audio Speech Lang. Process. ![In: IEEE ACM Trans. Audio Speech Lang. Process. 29, pp. 527-536, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Rémi Helleboid, Denis Rideau, Isobel Nicholson, Norbert Moussy, Olivier Saxod, Marie Basset, Jérémy Grebot, Antonin Zimmerman, Bastien Mamdy, Dominique Golanski, Megan Agnew, Sara Pellegrini, Mathieu Sicre |
Comprehensive modeling and characterization of Photon Detection Efficiency and Jitter in advanced SPAD devices. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ESSDERC ![In: 51st IEEE European Solid-State Device Research Conference, ESSDERC 2021, Grenoble, France, September 13-22, 2021, pp. 271-274, 2021, IEEE, 978-1-6654-3748-6. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Flavien Ronteix-Jacquet |
On Radio Access Network Uplink Latency and Jitter : Measurements and Analysis. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ITC ![In: 33rd International Teletraffic Congress ITC 2021, Avignon, France, August 31 - September 3, 2021, pp. 1-3, 2021, IEEE, 978-3-903176-43-0. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP BibTeX RDF |
|
12 | Rahul N. Gore, Elena Lisova, Johan Åkerberg, Mats Björkman |
Delay and Jitter Analysis in Industrial Control Systems: A Paper Mill Case Study. ![Search on Bibsonomy](Pics/bibsonomy.png) |
WFCS ![In: 17th IEEE International Conference on Factory Communication Systems, WFCS 2021, Linz, Austria, June 9-11, 2021, pp. 99-106, 2021, IEEE, 978-1-6654-2478-3. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Therdpong Daengsi, Patsita Sirawongphatsara, Pongpisit Wuttidittachotti |
Proposed QoE Models Associated with Delay and Jitter Using Subjective Approach and Applications for 4G and 5G Networks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CommNet ![In: 4th International Conference on Advanced Communication Technologies and Networking, CommNet 2021, Rabat, Morocco, December 3-5, 2021, pp. 1-4, 2021, IEEE, 978-1-6654-0306-1. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Yudong Huang, Shuo Wang 0006, Binwei Wu, Tao Huang 0005, Yunjie Liu 0001 |
TACQ: Enabling Zero-jitter for Cyclic-Queuing and Forwarding in Time-Sensitive Networks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICC ![In: ICC 2021 - IEEE International Conference on Communications, Montreal, QC, Canada, June 14-23, 2021, pp. 1-6, 2021, IEEE, 978-1-7281-7122-7. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Joana Fernandes, Pedro Henrique Borghi, Diamantino Silva Freitas, João Paulo Teixeira 0002 |
Optimization of Glottal Onset Peak Detection Algorithm for Accurate Jitter Measurement. ![Search on Bibsonomy](Pics/bibsonomy.png) |
OL2A ![In: Optimization, Learning Algorithms and Applications - First International Conference, OL2A 2021, Bragança, Portugal, July 19-21, 2021, Revised Selected Papers, pp. 123-137, 2021, Springer, 978-3-030-91884-2. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Marco Orna, Dominique Morche, Andrea Baschirotto, Emmanuel Allier, Patrick Arno |
Quantitative Jitter Simulations and FIR-DAC sizing for Single-Bit Continuous Time Sigma Delta Modulators. ![Search on Bibsonomy](Pics/bibsonomy.png) |
LASCAS ![In: 12th IEEE Latin America Symposium on Circuits and System, LASCAS 2021, Arequipa, Peru, February 21-24, 2021, pp. 1-4, 2021, IEEE, 978-1-7281-7670-3. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Giulia Acconcia, Massimo Ghioni, Ivan Rech |
4.3ps rms jitter time to amplitude converter in 350nm Si-Ge technology. ![Search on Bibsonomy](Pics/bibsonomy.png) |
EBCCSP ![In: 7th International Conference on Event-Based Control, Communication, and Signal Processing, EBCCSP 2021, Krakow, Poland, June 22-25, 2021, pp. 1-4, 2021, IEEE, 978-1-6654-3697-7. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Alessio Di Pasquo, Enrico Monaco, Claudio Nani, Luca Fanucci |
Delay-lines jitter modeling and efficiency analysis in FinFET technology. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICECS ![In: 28th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2021, Dubai, United Arab Emirates, November 28 - Dec. 1, 2021, pp. 1-5, 2021, IEEE, 978-1-7281-8281-0. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Yan Zhang 0050, Chia-Jen Liang, Christopher Chen, Andrew Liu, Jason Woo, Sudhakar Pamarti, Chih-Kong Ken Yang, Mau-Chung Frank Chang |
A Sub-50fs-Jitter Sub-Sampling PLL with a Harmonic-Enhanced 30-GHz-Fundemental Class-C VCO in 0.18µm SiGe BiCMOS. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ESSCIRC ![In: 47th ESSCIRC 2021 - European Solid State Circuits Conference, ESSCIR 2021, Grenoble, France, September 13-22, 2021, pp. 435-438, 2021, IEEE, 978-1-6654-3751-6. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Muhamed F. Allam, Ahmed E. AbdelRahman, Hesham Omran, Sameh A. Ibrahim |
Novel Decimation Topology with Improved Jitter Performance for Clock and Data Recovery Systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
NEWCAS ![In: 19th IEEE International New Circuits and Systems Conference, NEWCAS 2021, Toulon, France, June 13-16, 2021, pp. 1-4, 2021, IEEE, 978-1-6654-2429-5. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Puneet Arora, Jai Narayan Tripathi, Hitesh Shrimali |
Analytical Modeling of Power Supply Induced Jitter in CMOS Inverters due to Periodic Fluctuations. ![Search on Bibsonomy](Pics/bibsonomy.png) |
NEWCAS ![In: 19th IEEE International New Circuits and Systems Conference, NEWCAS 2021, Toulon, France, June 13-16, 2021, pp. 1-4, 2021, IEEE, 978-1-6654-2429-5. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Ahmed Elmallah, Junheng Zhu, Amr Khashaba, Karim M. Megawer, Ahmed Elkholy, Pavan Kumar Hanumolu |
A 3.2GHz 405fsrms jitter -237.2dB-FoMJIT ring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CICC ![In: IEEE Custom Integrated Circuits Conference, CICC 2021, Austin, TX, USA, April 25-30, 2021, pp. 1-2, 2021, IEEE, 978-1-7281-7581-2. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Jiang Gong, Edoardo Charbon, Fabio Sebastiano, Masoud Babaie |
A 2.7mW 45fsrms-Jitter Cryogenic Dynamic-Amplifier-Based PLL for Quantum Computing Applications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CICC ![In: IEEE Custom Integrated Circuits Conference, CICC 2021, Austin, TX, USA, April 25-30, 2021, pp. 1-2, 2021, IEEE, 978-1-7281-7581-2. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Markku-Juhani O. Saarinen |
On Entropy and Bit Patterns of Ring Oscillator Jitter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
AsianHOST ![In: Asian Hardware Oriented Security and Trust Symposium, AsianHOST 2021, Shanghai, China, December 16-18, 2021, pp. 1-6, 2021, IEEE, 978-1-6654-4185-8. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Hangi Park, Chanwoong Hwang, Taeho Seong, Yongsun Lee, Jaehyouk Choi |
A 365fsrms-Jitter and -63dBc-Fractional Spur 5.3GHz-Ring-DCO-Based Fractional-N DPLL Using a DTC Second/Third- Order Nonlinearity Cancelation and a Probability-Density-Shaping Δ ΣM. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISSCC ![In: IEEE International Solid-State Circuits Conference, ISSCC 2021, San Francisco, CA, USA, February 13-22, 2021, pp. 442-444, 2021, IEEE, 978-1-7281-9549-0. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Mario Mercandelli, Alessio Santiccioli, Simone Mattia Dartizio, Abanob Shehata, Francesco Tesolin, Saleh Karman, Luca Bertulessi, Francesco Buccoleri, Luca Avallone, Angelo Parisi, Andrea Leonardo Lacaita, Michael Peter Kennedy, Carlo Samori, Salvatore Levantino |
A 12.9-to-15.1GHz Digital PLL Based on a Bang-Bang Phase Detector with Adaptively Optimized Noise Shaping Achieving 107.6fs Integrated Jitter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISSCC ![In: IEEE International Solid-State Circuits Conference, ISSCC 2021, San Francisco, CA, USA, February 13-22, 2021, pp. 445-447, 2021, IEEE, 978-1-7281-9549-0. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Edwin Thaller, Run Levinger, Evgeny Shumaker, Aryeh Farber, Sergey Bershansky, Nir Geron, Ashoke Ravi, Rotem Banin, Jasmin Kadry, Gil Horovitz, Christian Krassnitzer, Christoph Duller, Patrick Torta, Mark Elzinga, Kamran Azadet |
A K-Band 12.1-to-16.6GHz Subsampling ADPLL with 47.3fsrms Jitter Based on a Stochastic Flash TDC and Coupled Dual-Core DCO in 16nm FinFET CMOS. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISSCC ![In: IEEE International Solid-State Circuits Conference, ISSCC 2021, San Francisco, CA, USA, February 13-22, 2021, pp. 451-453, 2021, IEEE, 978-1-7281-9549-0. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Seyeon Yoo, Suneui Park, Seojin Choi, Yoonseo Cho, Heein Yoon, Chanwoong Hwang, Jaehyouk Choi |
An 82fsrms-Jitter and 22.5mW-Power, 102GHz W-Band PLL Using a Power-Gating Injection-Locked Frequency-Multiplier- Based Phase Detector in 65nm CMOS. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISSCC ![In: IEEE International Solid-State Circuits Conference, ISSCC 2021, San Francisco, CA, USA, February 13-22, 2021, pp. 330-332, 2021, IEEE, 978-1-7281-9549-0. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Wanghua Wu, Chih-Wei Yao, Chengkai Guo, Pei-Yuan Chiang, Pak-Kim Lau, Lei Chen, Sang Won Son, Thomas Byunghak Cho |
32.2 A 14nm Analog Sampling Fractional-N PLL with a Digital-to-Time Converter Range-Reduction Technique Achieving 80fs Integrated Jitter and 93fs at Near-Integer Channels. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISSCC ![In: IEEE International Solid-State Circuits Conference, ISSCC 2021, San Francisco, CA, USA, February 13-22, 2021, pp. 444-446, 2021, IEEE, 978-1-7281-9549-0. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Juyeop Kim, Yongwoo Jo, Younghyun Lim, Taeho Seong, Hangi Park, Seyeon Yoo, Yongsun Lee, Seojin Choi, Jaehyouk Choi |
32.4 A 104fsrms-Jitter and -61dBc-Fractional Spur 15GHz Fractional-N Subsampling PLL Using a Voltage-Domain Quantization-Error Cancelation Technique. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISSCC ![In: IEEE International Solid-State Circuits Conference, ISSCC 2021, San Francisco, CA, USA, February 13-22, 2021, pp. 448-450, 2021, IEEE, 978-1-7281-9549-0. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Alessio Santiccioli, Mario Mercandelli, Simone Mattia Dartizio, Francesco Tesolin, Saleh Karman, Abanob Shehata, Luca Bertulessi, Francesco Buccoleri, Luca Avallone, Angelo Parisi, Dmytro Cherniak, Andrea L. Lacaita, Michael Peter Kennedy, Carlo Samori, Salvatore Levantino |
32.8 A 98.4fs-Jitter 12.9-to-15.1GHz PLL-Based LO Phase-Shifting System with Digital Background Phase-Offset Correction for Integrated Phased Arrays. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISSCC ![In: IEEE International Solid-State Circuits Conference, ISSCC 2021, San Francisco, CA, USA, February 13-22, 2021, pp. 456-458, 2021, IEEE, 978-1-7281-9549-0. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Chun-Yu Lin 0002, Yu-Ting Hung, Tun-Ju Wang, Tsung-Hsien Lin |
29.5 A 0.008mm2 1.5mW 0.625-to-200MHz Fractional Output Divider with 120fsrms Jitter Based on Replica-DTC-Free Background Calibration. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISSCC ![In: IEEE International Solid-State Circuits Conference, ISSCC 2021, San Francisco, CA, USA, February 13-22, 2021, pp. 412-414, 2021, IEEE, 978-1-7281-9549-0. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Guanrong Hou, Behzad Razavi |
A 56-Gb/s 8-mW PAM4 CDR/DMUX with High Jitter Tolerance. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI Circuits ![In: 2021 Symposium on VLSI Circuits, Kyoto, Japan, June 13-19, 2021, pp. 1-2, 2021, IEEE, 978-4-86348-780-2. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Yu Zhao, Behzad Razavi |
A 19-GHz PLL with 20.3-fs Jitter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI Circuits ![In: 2021 Symposium on VLSI Circuits, Kyoto, Japan, June 13-19, 2021, pp. 1-2, 2021, IEEE, 978-4-86348-780-2. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Panagiotis J. Gripeos, Hector E. Nistazakis, George K. Varotsos, Wilfried Gappmair, Andreas D. Tsigopoulos |
3Time Jitter Influence on the Performance of PPM or PAM SIMO FSO Links over M-Turbulence Channels. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ConTEL ![In: 16th International Conference on Telecommunications, ConTEL 2021, Zagreb, Croatia, June 30 - July 2, 2021, pp. 37-42, 2021, IEEE, 978-9-5318-4271-6. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Alhussain Almarhabi, Hatim Alhazmi, Abdullah Samarkandi, Mofadal Alymani, Mohsen H. Alhazmi, Yu-Dong Yao |
QAM Signal Classification and Timing Jitter Identification Based on Eye Diagrams and Deep Learning. ![Search on Bibsonomy](Pics/bibsonomy.png) |
WOCC ![In: 30th Wireless and Optical Communications Conference, WOCC 2021, Taipei, Taiwan, October 7-8, 2021, pp. 1-5, 2021, IEEE, 978-1-6654-2772-2. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Chia-Chen Chang, Yu-Tung Chin, Hossameldin A. Ibrahim, Kang-Yu Chang, Shyh-Jye Jou |
A Low-Jitter ADPLL with Adaptive High-Order Loop Filter and Fine Grain Varactor Based DCO. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS ![In: IEEE International Symposium on Circuits and Systems, ISCAS 2021, Daegu, South Korea, May 22-28, 2021, pp. 1-5, 2021, IEEE, 978-1-7281-9201-7. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Woorham Bae |
State-of-the-Art Circuit Techniques for Low-Jitter Phase-Locked Loops: Advanced Performance Benchmark FOM Based on an Extensive Survey. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS ![In: IEEE International Symposium on Circuits and Systems, ISCAS 2021, Daegu, South Korea, May 22-28, 2021, pp. 1-5, 2021, IEEE, 978-1-7281-9201-7. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Patrick Kurth, Kai Misselwitz, Urs Hecht, Friedel Gerfers |
A 56 GHz 19 fs RMS-Jitter Sub-Sampling Phase-Locked Loop for 112 Gbit/s Transceivers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS ![In: IEEE International Symposium on Circuits and Systems, ISCAS 2021, Daegu, South Korea, May 22-28, 2021, pp. 1-5, 2021, IEEE, 978-1-7281-9201-7. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Auejin Ham, Junsu Lim, Sunjun Kim |
Do We Need a Faster Mouse? Empirical Evaluation of Asynchronicity-Induced Jitter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
UIST ![In: UIST '21: The 34th Annual ACM Symposium on User Interface Software and Technology, Virtual Event, USA, October 10-14, 2021, pp. 743-753, 2021, ACM, 978-1-4503-8635-7. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Tao Liu, Fangxu Lv, Bin Liang, Heming Wang, Jianye Wang, Miaomiao Wu |
An Analytical Jitter Transfer Model for Mueller-Muller Clock and Data Recovery Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASICON ![In: 14th IEEE International Conference on ASIC, ASICON 2021, Kunming, China, October 26-29, 2021, pp. 1-4, 2021, IEEE, 978-1-6654-3867-4. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Junghoon Jin, Seungjun Kim, Sunguk Choi, Pil-Ho Lee, Sang-jae Rhee, Ki-hwan Choi, Jongsun Kim |
A 7.68 GHz Fast-Lock Low-Jitter Digital MDLL. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISOCC ![In: 18th International SoC Design Conference, ISOCC 2021, Jeju Island, South Korea, Republic of, October 6-9, 2021, pp. 311-312, 2021, IEEE, 978-1-6654-0174-6. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Zhicheng Cai, Chenglei Peng, Sidan Du |
Jitter: Random Jittering Loss Function. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IJCNN ![In: International Joint Conference on Neural Networks, IJCNN 2021, Shenzhen, China, July 18-22, 2021, pp. 1-8, 2021, IEEE, 978-1-6654-3900-8. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Toerless Eckert, Alexander Clemm, Stewart Bryant |
gLBF: Per-Flow Stateless Packet Forwarding with Guaranteed Latency and Near-Synchronous Jitter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CNSM ![In: 17th International Conference on Network and Service Management, CNSM 2021, Izmir, Turkey, October 25-29, 2021, pp. 578-584, 2021, IEEE, 978-3-903176-36-2. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Souradip Sen, Utkarsh Upadhyaya, Krishna Reddy Kondreddy, Arun Goyal, Sandeep Goyal, Shalabh Gupta |
A Low Jitter Digital Loop CDR Based 8-16 Gbps SerDes in 65 nm CMOS Technology. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSID ![In: 34th International Conference on VLSI Design and 20th International Conference on Embedded Systems, VLSID 2021, Guwahati, India, February 20-24, 2021, pp. 216-221, 2021, IEEE, 978-1-6654-4087-5. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Zhaoxiang Zhang 0002, Qing Zhou, Yuelei Xu, Linhua Ma, Akira Iwasaki |
Remote Sensing Image Jitter Restoration Based on Deep Generative Adversarial Network. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IGARSS ![In: IEEE International Geoscience and Remote Sensing Symposium, IGARSS 2021, Brussels, Belgium, July 11-16, 2021, pp. 2683-2686, 2021, IEEE, 978-1-6654-0369-6. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Dong-Hyun Yoon, Dong-Kyu Jung, Kiho Seong, Tae-Hyeok Eom, Jae-Soub Han, Ju Eon Kim, Tony Tae-Hyoung Kim, Kwang-Hyun Baek |
A 3.2 GHz 178fsrms Jitter Injection Locked Clock Multiplier Using Sub-Sampling FTL and DLL for In-Band Noise Improvement. ![Search on Bibsonomy](Pics/bibsonomy.png) |
A-SSCC ![In: IEEE Asian Solid-State Circuits Conference, A-SSCC 2021, Busan, Korea, Republic of, November 7-10, 2021, pp. 1-3, 2021, IEEE, 978-1-6654-4350-0. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Khoi T. Phan, Yue Chao, Howard C. Luong |
A 1.92GHz-3.84GHz 0.74ps-1.09ps-Jitter Inductor-less Injection-Locked Frequency Synthesizer with Automatic Frequency Selection and Timing Alignment. ![Search on Bibsonomy](Pics/bibsonomy.png) |
A-SSCC ![In: IEEE Asian Solid-State Circuits Conference, A-SSCC 2021, Busan, Korea, Republic of, November 7-10, 2021, pp. 1-3, 2021, IEEE, 978-1-6654-4350-0. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Mario Mercandelli, Luca Bertulessi, Carlo Samori, Salvatore Levantino |
A 3.7-to-4.1GHz Narrowband Digital Bang-Bang PLL with a Multitaps LMS Algorithm to Automatically Control the Bandwidth Achieving 183fs Integrated Jitter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
A-SSCC ![In: IEEE Asian Solid-State Circuits Conference, A-SSCC 2021, Busan, Korea, Republic of, November 7-10, 2021, pp. 1-3, 2021, IEEE, 978-1-6654-4350-0. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Thomas Hartley, Kirill A. Sidorov, Christopher Willis, A. David Marshall |
Jitter-CAM: Improving the Spatial Resolution of CAM-Based Explanations. ![Search on Bibsonomy](Pics/bibsonomy.png) |
BMVC ![In: 32nd British Machine Vision Conference 2021, BMVC 2021, Online, November 22-25, 2021, pp. 159, 2021, BMVA Press. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP BibTeX RDF |
|
12 | Jiahao Ma, Jiawei Zhang 0004, Jim Zou, Hao Yu 0013, Tarik Taleb, Yaojia Dong, Yuefeng Ji |
Demonstration of Latency Control Label-Based Bounded-Jitter Scheduling in a Bridged Network for Industrial Internet. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ECOC ![In: European Conference on Optical Communication, ECOC 2021, Bordeaux, France, September 13-16, 2021, pp. 1-4, 2021, IEEE, 978-1-6654-3868-1. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Panagiotis J. Gripeos, Hector E. Nistazakis, Evgenia Roditi, George D. Roumelas, George S. Tombras, Christos K. Volos |
On the BER Performance of OOK FSO Links with Receivers' Diversity and Time Jitter over Strong Turbulence Channels. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MOCAST ![In: 10th International Conference on Modern Circuits and Systems Technologies, MOCAST 2021, Thessaloniki, Greece, July 5-7, 2021, pp. 1-4, 2021, IEEE, 978-1-6654-1847-8. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Hyuk Sun, Kazuki Sobue, Koichi Hamashita, Tejasvi Anand, Un-Ku Moon |
A 951-fsrms Period Jitter 3.2% Modulation Range in-Band Modulation Spread-Spectrum Clock Generator. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE J. Solid State Circuits ![In: IEEE J. Solid State Circuits 55(2), pp. 426-438, 2020. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
12 | Chen-Ting Ko, Ting-Kuei Kuan, Ruei-Pin Shen, Chih-Hsien Chang |
A 7-nm FinFET CMOS PLL With 388-fs Jitter and -80-dBc Reference Spur Featuring a Track-and-Hold Charge Pump and Automatic Loop Gain Control. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE J. Solid State Circuits ![In: IEEE J. Solid State Circuits 55(4), pp. 1043-1050, 2020. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
12 | Dirk Pfaff, Robert Abbott, Xin-Jie Wang, Shahaboddin Moazzeni, Ralph Mason, Raleigh Smith |
A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE J. Solid State Circuits ![In: IEEE J. Solid State Circuits 55(3), pp. 580-591, 2020. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
12 | Cheng-Hsueh Tsai, Zhiwei Zong, Federico Pepe, Giovanni Mangraviti, Jan Craninckx, Piet Wambacq |
Analysis of a 28-nm CMOS Fast-Lock Bang-Bang Digital PLL With 220-fs RMS Jitter for Millimeter-Wave Communication. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE J. Solid State Circuits ![In: IEEE J. Solid State Circuits 55(7), pp. 1854-1863, 2020. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
12 | Alessio Santiccioli, Mario Mercandelli, Luca Bertulessi, Angelo Parisi, Dmytro Cherniak, Andrea L. Lacaita, Carlo Samori, Salvatore Levantino |
A 66-fs-rms Jitter 12.8-to-15.2-GHz Fractional-N Bang-Bang PLL With Digital Frequency-Error Recovery for Fast Locking. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE J. Solid State Circuits ![In: IEEE J. Solid State Circuits 55(12), pp. 3349-3361, 2020. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
|
|