|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
No Growbag Graphs found.
|
|
|
|
|
Results
Found 1892 publication records. Showing 1892 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Shoudong Huang, Wengao Lu, Ye Zhou, Shanzhe Yu, Yacong Zhang, Xueyou Shi, Zhongjian Chen |
An Automatic Slope-Calibrated Ramp Generator for Single-Slope ADCs.  |
ASICON  |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Jincheng Zhang, Lihe Nie, Dong Wei 0008, Tianxiang Wu, Shunli Ma, Junyan Ren |
A 130-150 GHz Power Amplifier for Millimeter Wave Imaging in 65-nm CMOS. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Hongwei Tang, Fuyou Liao, Xinzhi Zhang 0005, Jianan Deng, Jing Wan, Wenzhong Bao |
Mos2 transistor gated by PMMA-based electrolyte for sub-1 V operation. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Longheng Luo, Xingchen Shen, Jianguo Diao, Fan Ye 0001, Junyan Ren |
A Comparator-Reused Dynamic-Amplifier for Noise-Shaping SAR ADC. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Lintao Li, Jiangyi Shi, Zhixiong Di |
High Parallel VLSI Architecture Design of BPC in JPEG2000. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Xinpeng Xing, Pengyi Cao, Haigang Feng, Zhihua Wang 0001 |
A 0.9/1.8/2.4GHz-reconfigurable LNA with Inductor and Capacitor Tuning for IoT Application in 65nm CMOS. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Toshiro Hiramoto, Katsumi Satoh, Tomoko Matsudai, Wataru Saito, Kuniyuki Kakushima, Takuya Hoshii, Kazuyoshi Furukawa, Masahiro Watanabe, Naoyuki Shigyo, Hitoshi Wakabayashi, Kazuo Tsutsui, Hiroshi Iwai, Atsushi Ogura, Shinichi Nishizawa, Ichiro Omura, Hiromichi Ohashi, Kazuo Itou, Toshihiro Takakura, Munetoshi Fukui, Shinichi Suzuki, Ken Takeuchi, Masanori Tsukuda, Yohichiroh Numasawa |
Switching of 3300V Scaled IGBT by 5V Gate Drive. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Houren Ji, Yifei Shen, Zaichen Zhang, Xiaohu You 0001, Chuan Zhang 0001 |
Flexible and Adaptive Path Splitting of Simplified Successive Cancellation List Polar Decoding. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Qi Li, Yujun Shu, Yongzhen Chen, Jiangfeng Wu |
An Area-Efficient Multi-Rate Digital Decimator. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Marco Lanuzza, Raffaele De Rose, Esteban Garzón, Felice Crupi |
Evaluating the Energy Efficiency of STT-MRAMs Based on Perpendicular MTJs with Double Reference Layers. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Ning Li, Wen-Yang Jiang, Blacksmith Wu, Kanyu Cao |
Improve DRAM Leakage Issue During RAS Operational Phase Through TCAD Simulation. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yu Ma, Dingcheng Jia, Wei Gao 0024, Pingqiang Zhou |
Addressing Aging Issues in Heterogeneous Three-Dimensional Integrated Circuits. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Suwen Song, Jing Tian 0004, Jun Lin 0001, Zhongfeng Wang 0001 |
Redundancy-Aided Iterative Reliability-Based Majority-Logic Decoding for NB-LDPC Codes. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Siddharth Katare, Nagaveni Subramanya |
Configurable Hybrid Output Driver for GPIO with Wide Supply Voltage Range of 1.05V-3.70V. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Wentao Lv, Xiaokang Niu, Lianming Li |
A 60GHz Digitally-Controlled Differential Reflection-type Phase Shifter in 65-nm CMOS with Low Phase Error. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Jian Chen, Wenfeng Zhao, Yajun Ha |
Area-Efficient Distributed Arithmetic Optimization via Heuristic Decomposition and In-Memroy Computing. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yan Hu, Tao Wang, Zhiliang Hong |
The Digital Front End with Dual-box Digital Pre-distortion in All-digital Quadrature Transmitter. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Qiuhong Ying, Lun-Yao Wang, Zhufei Chu, Yinshui Xia |
Area Optimization of MPRM Circuits Using Approximate Computing. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Xinyu He, Xie Xie, Jinmei Lai, Jian Wang 0036 |
A Web-based Waveform Viewer for BR0101 Chip Testing Platform. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yu Ma, Dingcheng Jia, Huifan Zhang, Ruoyu Wang 0014, Pingqiang Zhou |
A Compact Memory Structure based on 2T1R Against Single-Event Upset in RRAM Arrays. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Wenjie Huang, Qihui Zhang, Jing Li 0022, Zhong Zhang 0002, Heng Deng, Ning Ning 0002, Qi Yu 0002 |
A Calibration Technique for Two-Step Single-Slope Analog-to-Digital Converter. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Mengyuan Hua, Song Yang, Jin Wei, Zheyang Zheng, Jiabei He, Kevin J. Chen |
Reverse-Bias Stability and Reliability of Enhancement-mode GaN-based MIS-FET. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Tianxiang Wu, Jincheng Zhang, Dong Wei 0008, Lihe Nie, Yuting Yao, Shunli Ma, Junyan Ren |
A 36-40 GHz VCO with bonding inductors for millimeter wave 5G Communication. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Chung Fai Au-Yeung, Yiu Kei Li |
A CMOS Random Number Generator with Noise-Coupled Voltage-Controlled Oscillators. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Jinghao Ye, Masao Yanagisawa, Youhua Shi |
An Adder-Segmentation-based FIR for High Speed Signal Processing. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Pingshun Ma, Yongzhen Chen, Jiangfeng Wu |
A Double-Latch Comparator for Multi-GS/s SAR ADCs in 28nm CMOS. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Lun Zhang, Weikang Qian, Hai-Bao Chen |
Area-Efficient Parallel Stochastic Computing with Shared Weighted Binary Generator. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Jun Huang, MouFu Kong, Xingbi Chen |
A Low On-state Voltage and Large Current Capability Thin SOI-LIGBT with Trench NMOS. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Ye Yuan, Song Ma, Yuhua Cheng |
Circuit Design Challenges of ADC for the Application in Multiple Physiological Parameters Detection System. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Danqing Wu, Shilin Yan, Haodi Tang, Yu Wang, Jiayun Feng, Xianwu Hu, Jiaxin Cao, Yufeng Xie |
A digitalized RRAM-based Spiking Neuron Network system with 3-bit weight and unsupervised online learning scheme. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yalong Pang, Shuai Jiang, Lu-yuan Wang, Weiwei Liu, Ji-yang Yu, Yuehua Niu |
A Lightweight Slave-Module Interface Core to Implement IEEE 1149.5 MTM-Bus Based on FPGA. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yunbing Pang, Jiqing Xu, Zhiyin Lu, Zhengjie Li, Yufan Zhang, Jinmei Lai |
Research on Area Modeling Methodology for FPGA Interconnect Circuits. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Lingjuan Wu, Wenqian Zhao, Dunshan Yu |
Designing a 3D Graphics Processor for Mobile Applications. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Zirui Jin, Ang Hu, Zilong Liu, Dongsheng Liu |
A 35µW Receiver Front-End with 35% wireless energy harvesting efficiency for Wearable Medical Applications. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yiran Sun, Ju Zhou, Shiying Zhang, Xuexiang Wang |
Buffer Sizing for Near-Threshold Clock Tree using Improved Genetic Algorithm. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yue Zhao, Tong Li, Feng Dong, Qin Wang 0009, Weifeng He, Jianfei Jiang 0001 |
A New Approximate Multiplier Design for Digital Signal Processing. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Leilei Jin, Wenjie Fu, Yu Zheng, Hao Yan |
A Precise Block-Based Statistical Timing Analysis with MAX Approximation Using Multivariate Adaptive Regression Splines. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Xin Si, He Qian, Meng-Fan Chang, Cheng-Xin Xue, Jian-Wei Su, Zhixiao Zhang, Sih-Han Li, Shyh-Shyuan Sheu, Heng-Yuan Lee, Ping-Cheng Chen, Huaqiang Wu |
Circuit Design Challenges in Computing-in-Memory for AI Edge Devices. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Ke Yang, Shaoyi Peng, Sheldon X.-D. Tan, Hai-Bao Chen |
Multi-Thread Assembling for Fast FEM Power Delivery DC Integrity Analysis. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Lin Li, Qiu Huang, Jianhao Hu, Jienan Chen |
A Novel Signed Bit-serial Fixed-point Accumulator with Configurable Overflow-Protection Precision. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Cristine Jin Estrada, Chen Xu, Mansun Chan |
Design of Current-Assisted Photonic Demodulator (CAPD) for Time-of-Flight CMOS Image Sensor. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Liang Wen, Yu Liu, Wei Mo, Jing Zhang, Shiqian Qi, Jianping Lv, Yuejun Zhang |
A 96kb, 0.36V, Energy-Efficient 8T-SRAM with Column-Selection and Shared Buffer-Foot Techniques for EEG Processor. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Haoran Gong, Yunhao Fu, Ning Ding, Jiaqi Jiang, Yuchun Chang |
A Readout Circuit of Microchannel Plate Light Detector in 0.13um CMOS Technology. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Chongzhou Fang, Zaichen Zhang, Xiaohu You 0001, Chuan Zhang 0001 |
Automatic Hardware Design Tool Based on Reusing Transformation. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Riho Aoki, Keno Sato, Takashi Ishida 0003, Toshiyuki Okamoto, Tamotsu Ichikawa, Shogo Katayama, Yuto Sasaki, Kosuke Machida, Takayuki Nakatani, Jianlong Wang, Anna Kuwana, Kazumi Hatayama, Haruo Kobayashi 0001 |
Evaluation of Null Method for Operational Amplifier Short-Time Testing. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Weiiie Xu, Yudi Zhao, Peng Huang 0004, Xiaoyan Liu, Jinfeng Kang |
3D Vertical RRAM Array and Device Co-design with Physics-based Spice Model. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yi Zhang, Xiaoshan He, Ming-e Jing, Yibo Fan, Xiaoyang Zeng |
Enhanced Recursive Residual Network for Single Image Super-Resolution. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Jinsong Wei, Jilin Zhang, Xumeng Zhang, Zuheng Wu, Chunmeng Dou, Tuo Shi, Hong Chen 0002, Qi Liu 0010 |
An Asynchronous AER Circuits with Rotation Priority Tree Arbiter for Neuromorphic Hardware with Analog Neuron. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Xiaoxu Kang, Xiaolan Zhong, Ming Li |
Development and Optimization of Contact Module Process for Micro-Bridge Structure based MEMS/Sensor Application. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Kaiwen Lu, Fengze Yan, Xingjie Liu, Dongsheng Liu, Peng Liu, Bo Liu 0063 |
Novel smart card SoC memory architecture based on embedded STT-MRAM. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Songhao Guo, Li Ding, Jing Jin 0005 |
A 16/32Gb/s NRZ/PAM4 Receiver with Dual-Loop CDR and Threshold Voltage Calibration. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Huaidong Gao, Fan Yang 0001, Dian Zhou, Xuan Zeng 0001 |
Parallel Global Placement on CPU via Parallel Reduction. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Weijing Wen, Fan Yang 0001, Yangfeng Su, Dian Zhou, Xuan Zeng 0001 |
Learning Sparse Patterns in Deep Neural Networks. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Jun Qiao, Xiao Wang, Yaohong Zhao |
Design of High Dynamic Range and Digitalized Readout Integrated Circuit for LWIR FPAs. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Ziyun He, Shaoquan Liao, Zixin Wang, Jianping Guo |
A Power-Area-Efficient Low-Dropout Regulator With Enhanced Buffer Impedance Attenuation. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Xinning Liu, Song Jia, Hanzun Zhang |
A Novel High-speed FPGA-based True Random Number Generator Based on Chaotic Ring Oscillator. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Liang Qi, Sai-Weng Sin, Rui Paulo Martins |
Multibit Sturdy MASH ΔΣ Modulator with Error-shaped Segmented DACs for Wideband Low-power Applications. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Mo Huang, Tingxu Hu, Xiu Yin Zhang, Yan Lu 0002 |
Design Considerations on Integrated Rectifiers with High Efficiency and Wide Input Power Range for RF Energy Harvesting. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Shumin Zhang, Yuefeng Cao, Fan Ye 0001, Junyan Ren |
A 10b 250MS/s SAR ADC with Speed-Enhanced SAR Logic and Free Time More Than a Half of Sampling Period. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Xinyuan Qu, Zhihong Huang, Ning Mao, Yu Xu, Gang Cai, Zhen Fang |
A Grain-Adaptive Computing Structure for FPGA CNN Acceleration. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Xueyou Shi, Dahe Liu, Zhongjian Chen, Guangyi Chen, Shoudong Huang, Wengao Lu, Yacong Zhang |
A Low-Power Single-Slope based 14-bit Column-Level ADC for 384×288 Uncooled Infrared Imager. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yuting Yao, Jipeng Wei, Manxin Li, Shunli Ma, Fan Ye 0001, Junyan Ren |
A 256MHz Analog Baseband Chain with tunable Bandwidth and Gain for UWB Receivers. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yangyang Chang, Gerald E. Sobelman, Xiaofang Zhou 0002 |
Genetic Architecture Search for Binarized Neural Networks. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Hong-Xiang Li, Wen-Hui Li, Wei-Wei Chen, Peng-Jun Wang |
Design of the admittance detecting circuit for silicon waveguides using the capacitor-integration method. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Wei Li 0159, Yuzhe Ma, Qi Sun 0002, Yibo Lin, Iris Hui-Ru Jiang, Bei Yu 0001, David Z. Pan |
OpenMPL: An Open Source Layout Decomposer: Invited Paper. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Junxian He, Xichuan Zhou, Yingcheng Lin, Chonglei Sun, Cong Shi 0003, Nanjian Wu, Gang Luo 0003 |
20, 000-fps Visual Motion Magnification on Pixel-parallel Vision Chip. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Xiaoyu Zhang, Bin Liang, Ruiqiang Song |
Circuit-Level Soft Error Rate Evaluation Approach Considering Single-Event Multiple Transient. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yifei Sun 0001, Minh Tri Tran 0001, Yasunori Kobori, Anna Kuwana, Haruo Kobayashi 0001 |
Pulse Coding Control Switching Converter with Adjustable Conversion Voltage Ratio Notch Frequency Generation in Noise Spectrum. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Wei Liu, Weilin Cong, Chengyu Hu, Peng Lu, Jinmei Lai |
Balance of memory footprint and runtime for high-density routing in large-scale FPGAs. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Rongxin Chen, Bo Yi, MouFu Kong, Xingbi Chen |
Simulation Study of Trench IGBT with Diode-Clamped P-Well for High dI/dt and dV/dt Controllability. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Ziwei Zhao, Fei Wang 0036, Qi Ni |
An FPGA-based Hardware Accelerator of RANSAC Algorithm for Matching of Images Feature Points. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Ruo-Lan Yu, Wei Liang, Jie Zhang, Yan Li, Wei-Wei Chen, Peng-Jun Wang |
An electro-optical full-subtractor using hybrid-integrated silicon-graphene waveguides. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Jiexian Ge, Xiaoxin Cui, Kanglin Xiao, Chenglong Zou, Yi-Hsiang Chen, Rongshan Wei |
BNReLU: Combine Batch Normalization and Rectified Linear Unit to Reduce Hardware Overhead. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Minh Tri Tran 0001, Yifei Sun 0001, Yasunori Kobori, Anna Kuwana, Haruo Kobayashi 0001 |
Overshoot Cancelation Based on Balanced Charge-Discharge Time Condition for Buck Converter in Mobile Applications. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Jie Li 0030, Liyi Xiao, Hongchen Li, Lulu Liao, Chenxu Wang |
A Radiation Hardened Clock Inverter Cell with High Reliability for Mitigating SET in Clock Network. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Minhao Yang, Shih-Chii Liu, Mingoo Seok, Christian C. Enz |
Ultra-Low-Power Intelligent Acoustic Sensing using Cochlea-Inspired Feature Extraction and DNN Classification. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yi-Hsiang Chen, Xiaoxin Cui, Kanglin Xiao, Dunshan Yu |
Improved Discrete Wavelet Analysis and Principal Component Analysis for EEG Signal Processing. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Zongxia Guo, Kaihua Cao, Kewen Shi, Weisheng Zhao |
Ultra-low power consumption Spintronics Devices. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Wei Jia Zhang, Jingshu Yu, Wai Tung Ng |
Smart Gate Driver ICs for GaN Power Transistors. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Xin Ming, Zhi-Wen Zhang, Ziwei Fan, Yao Qin, Yuan-Yuan Liu, Bo Zhang 0027 |
High Reliability GaN FET Gate Drivers for Next-generation Power Electronics Technology. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yu-Cheng Su, Kang-Yu Chang, Yu-Tung Chin, Chia-Wen Chang, Shyh-Jye Jou |
Synthesizable Injection-Locked Phase-Locked Loop with Multiphase Interlocking Digitally Controlled Oscillator Arrays. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Alan C. Seabaugh, Paolo Paletti, Anwesha Palit, Karla González-Serrano, Pratyush Pandey |
Dynamics of Ferroelectric and Ionic Memories: Physics and Applications. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Jiahao Lu, Xianghua Luo, Dongsheng Liu, Peng Liu, Bo Liu 0063 |
A Configurable Architecture of ANN in Hardware with Resource-Efficient Reusable Neuron. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Jianguo Yang, Xiaowen Li, Qingting Ding, Xiaoyong Xue, Xiaoxin Xu, Qing Luo, Hangbing Lv, Ming Liu 0022 |
A High Reliability 500 µW Resistance-to-Digital Interface Circuit for SnO2 Gas Sensor IoT Applications. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Runsheng Wang, Zhe Zhang, Shaofeng Guo, Qingxue Wang, Dehuang Wu, Joddy Wang, Ru Huang |
OMI/TMI-based Modeling and Fast Simulation of Random Telegraph Noise (RTN) in Advanced Logic Devices and Circuits. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Haiming Zhang, Pengjun Wang, Yuejun Zhang, Yunfei Yu |
Design of Aging Detection Sensor Based on Voltage Comparison. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yaochen Sheng, Xinyu Chen, Fuyou Liao, Jianan Deng, Jing Wan, Wenzhong Bao |
Graphene Top-gated Mos2 Phototransistors. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yu-Lun Hsieh, Tai-Cheng Lee |
A SAR-Assisted Continuous-Time Incremental ΣΔ ADC With First-Order Noise Coupling. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Jiarui Bao, Shuyan Hu, Guangxi Hu, Laigui Hu, Ran Liu 0001, Lirong Zheng 0001 |
A GaSb/In0.4Ga0.6As Heterojunction Z-Shaped Tunnel Field-Effect Transistor with High Performance. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Makoto Nagata |
On-Chip Protection of Cryptographic ICs Against Physical Side Channel Attacks: Invited Paper. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Xitao Zheng, Mingcheng Zhu, Yuan Xu, Yutong Li |
An FPGA based Parallel Implementation for Point Cloud Neural Network. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yongzhen Chen, Jiangfeng Wu |
High Linear Ring Amplifier Design with Analysis on Settling Procedures. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Peng Zou, Xiqiong Bai, Yingjie Wu, Lifeng Wu, Jianli Chen |
An Effective Detailed Routing Algorithm Considering Advanced VLSI Technologies. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Jiang-Lin Wei, Takashi Ishida 0003, Toshiyuki Okamoto, Tamotsu Ichikawa, Nene Kushita, Takahiro Arai, Lei Sha, Anna Kuwana, Haruo Kobayashi 0001, Takayuki Nakatani, Kazumi Hatayama, Keno Sato |
High-Resolution Low-Sampling-Rate Δ∑ ADC Linearity Short-Time Testing Algorithm. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Jiachen Jiang, Yanan Sun 0003, Weifeng He, Zhigang Mao, Volkan Kursun |
Carbon-Based Three-Dimensional SRAM Cell with Minimum Inter-Layer Area Skew Considering Process imperfections. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Yingying Liang, Xiaoming Liu 0008, Jing Jin 0005 |
An Optimized Modeling Method for Transformer Design. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Ran Cheng, Ming Tian, Changfeng Wang, Zhimei Cai, Jie Zhang, Yan-Yan Zhang, Yi Zhao |
Performance Investigation of Uniaxially Tensile Stressed Ge n-FinFETs Formed on Biaxially Strained GeOI Substrates And Its Impact On Ge CMOS Inverters. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Zhigang Li, Xiaofei Wang, Jing Jin 0005 |
A 0.0558-mm2 0.05-0.9GHz Low-Power Multi-phase Non-overlap Clock Generator in 40 nm CMOS. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Leiou Wang, Donghui Wang |
An Automatically Selective Signal Combining Algorithm and System for Low SNR ECG Signals. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
| 1 | Huashu Wang, Wei Ma, Zhiming Xiao, Wei-Chih Cheng, Liang Wang, Fanming Zeng, Hongyu Yu, Weibo Hu |
The Design and Performance Comparison of Wide Bandwidth LNA with Three Different Kinds of Technologies. |
ASICON |
2019 |
DBLP DOI BibTeX RDF |
|
Displaying result #601 - #700 of 1892 (100 per page; Change: ) Pages: [ <<][ 1][ 2][ 3][ 4][ 5][ 6][ 7][ 8][ 9][ 10][ 11][ 12][ 13][ 14][ 15][ 16][ >>] |
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")
data released under the ODC-BY 1.0 license