The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for HDL with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1980-1992 (15) 1993-1995 (21) 1996-1997 (34) 1998 (22) 1999 (30) 2000 (41) 2001 (23) 2002 (30) 2003 (44) 2004 (39) 2005 (53) 2006 (57) 2007 (50) 2008 (40) 2009 (21) 2010 (24) 2011-2012 (24) 2013 (15) 2014-2015 (20) 2016-2017 (24) 2018-2019 (23) 2020-2021 (25) 2022 (18) 2023-2024 (16)
Publication types (Num. hits)
article(113) book(2) incollection(3) inproceedings(586) phdthesis(5)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 429 occurrences of 291 keywords

Results
Found 709 publication records. Showing 709 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
10Joon-Seo Yim, Yoon-Ho Hwang, Chang-Jae Park, Hoon Choi, Woo-Seung Yang, Hun-Seung Oh, In-Cheol Park, Chong-Min Kyung A C-Based RTL Design Verification Methodology for Complex Microprocessor. Search on Bibsonomy DAC The full citation details ... 1997 DBLP  DOI  BibTeX  RDF C
10Wen-Jong Fang, Allen C.-H. Wu Multi-Way FPGA Partitioning by Fully Exploiting Design Hierarchy. Search on Bibsonomy DAC The full citation details ... 1997 DBLP  DOI  BibTeX  RDF
10Tsung-Yi Wu, Youn-Long Lin Register minimization beyond sharing among variables. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1996 DBLP  DOI  BibTeX  RDF
10Kamran Zarrineh, Vivek Chickermane, Gareth Nicholls, Mike Palmer A Design For Test Perspective on I/O Management. Search on Bibsonomy ICCD The full citation details ... 1996 DBLP  DOI  BibTeX  RDF I/O pads, High Level Synthesis, Design For Test, Boundary Scan
10Yatin Vasant Hoskote, Jacob A. Abraham, Donald S. Fussell Automated verification of temporal properties specified as state machines in VHDL. Search on Bibsonomy Great Lakes Symposium on VLSI The full citation details ... 1995 DBLP  DOI  BibTeX  RDF automated verification methodology, correctness specifications, Viper microprocessor, Mealy FSM, compatible states, formal specification, formal verification, high level synthesis, finite state machines, VHDL, sequential circuits, state machines, hardware description languages, microprocessor chips, synchronous sequential circuit, temporal properties, liveness properties
10Vivek Chickermane, Jaushin Lee, Janak H. Patel Addressing design for testability at the architectural level. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1994 DBLP  DOI  BibTeX  RDF
10Hans Eveking Automatic Verification of Extensions of Hardware Descriptions. Search on Bibsonomy CAV The full citation details ... 1990 DBLP  DOI  BibTeX  RDF
10S. B. Tan, K. Totton, Keith Baker, Prab Varma, R. Porter A Fast Signature Simulation Tool for Built-In Self-Testing Circuits. Search on Bibsonomy DAC The full citation details ... 1987 DBLP  DOI  BibTeX  RDF
10Daniel S. Barclay, James R. Armstrong A heuristic chip-level test generation algorithm. Search on Bibsonomy DAC The full citation details ... 1986 DBLP  DOI  BibTeX  RDF
Displaying result #701 - #709 of 709 (100 per page; Change: )
Pages: [<<][1][2][3][4][5][6][7][8]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license