The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for MPSOC with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1988-2004 (20) 2005 (23) 2006 (62) 2007 (89) 2008 (92) 2009 (86) 2010 (65) 2011 (63) 2012 (55) 2013 (63) 2014 (64) 2015 (36) 2016 (40) 2017 (33) 2018 (27) 2019 (27) 2020 (25) 2021 (23) 2022 (25) 2023 (27) 2024 (2)
Publication types (Num. hits)
article(248) book(1) inproceedings(679) phdthesis(19)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 541 occurrences of 254 keywords

Results
Found 947 publication records. Showing 947 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
102Yu Wang 0002, Jiang Xu 0001, Shengxi Huang, Weichen Liu, Huazhong Yang A case study of on-chip sensor network in multiprocessor system-on-chip. Search on Bibsonomy CASES The full citation details ... 2009 DBLP  DOI  BibTeX  RDF sensor network, reliability, low-power, system on chip, dynamic control, power grid noise
95Zhenyu (Peter) Gu, Changyun Zhu, Li Shang, Robert P. Dick Application-Specific MPSoC Reliability Optimization. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
83Liping Xue, Ozcan Ozturk 0001, Feihui Li, Mahmut T. Kandemir, Ibrahim Kolcu Dynamic partitioning of processing and memory resources in embedded MPSoC architectures. Search on Bibsonomy DATE The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
73David Atienza, Pablo García Del Valle, Giacomo Paci, Francesco Poletti, Luca Benini, Giovanni De Micheli, Jose Manuel Mendias A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip. Search on Bibsonomy DAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF thermal studies, FPGA, emulation, MPSoC
72Yuriy Sheynin, Elena Suvorova, Felix Shutenko Complexity and Low Power Issues for On-chip Interconnections in MPSoC System Level Design. Search on Bibsonomy ISVLSI The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
66Jianjiang Ceng, Weihua Sheng, Jerónimo Castrillón, Anastasia Stulova, Rainer Leupers, Gerd Ascheid, Heinrich Meyr A high-level virtual platform for early MPSoC software development. Search on Bibsonomy CODES+ISSS The full citation details ... 2009 DBLP  DOI  BibTeX  RDF simulation, parallel programming, software, embedded, MPSoC, system level design, virtual platform
66Eric Cheung, Harry Hsieh, Felice Balarin Software optimization for MPSoC: a mpeg-2 decoder case study. Search on Bibsonomy CODES+ISSS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF mpsoc, software optimization
66Hong Yue, Zhiying Wang 0003, Kui Dai A Heterogeneous Embedded MPSoC for Multimedia Applications. Search on Bibsonomy HPCC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF Transport Triggered Architecture, DSP, Embedded Processor, Heterogeneous MPSoC
62Diana Göhringer, Michael Hübner 0001, Michael Benz, Jürgen Becker 0001 A semi-automatic toolchain for reconfigurable multiprocessor systems-on-chip: architecture development and application partitioning (abstract only). Search on Bibsonomy FPGA The full citation details ... 2010 DBLP  DOI  BibTeX  RDF designflow, toolchain, fpga, partitioning, reconfigurable computing, mpsoc, hardware/software co-design
62Eshel Haritan, Toshihiro Hattori, Hiroyuki Yagi, Pierre G. Paulin, Wayne H. Wolf, Achim Nohl, Drew Wingard, Mike Muller Multicore design is the challenge! what is the solution? Search on Bibsonomy DAC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF heterogeneous/homogenous multicore, symmetric/asymmetric multicore, multiprocessors, interconnect, multi-core, MPSoC, programming model, virtual prototyping, ESL, virtual platforms
62Lei Gao, Kingshuk Karuri, Stefan Kraemer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr Multiprocessor performance estimation using hybrid simulation. Search on Bibsonomy DAC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF HySim, address recovery, cross replay, MPSoC, performance estimation, cache simulation, hybrid simulation
62David Atienza, Pablo García Del Valle, Giacomo Paci, Francesco Poletti, Luca Benini, Giovanni De Micheli, Jose Manuel Mendias, Román Hermida HW-SW emulation framework for temperature-aware design in MPSoCs. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Thermal-aware design, FPGA, emulation, MPSoC, temperature
62Wayne H. Wolf The future of multiprocessor systems-on-chips. Search on Bibsonomy DAC The full citation details ... 2004 DBLP  DOI  BibTeX  RDF real-time, low power, system-on-chip, embedded software, MPSoC
61Eric Cheung, Harry Hsieh, Felice Balarin Fast and accurate performance simulation of embedded software for MPSoC. Search on Bibsonomy ASP-DAC The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
55Qiwei Zhang, André B. J. Kokkeler, Gerard J. M. Smit Cognitive Radio Design on an MPSoC Reconfigurable Platform. Search on Bibsonomy Mob. Networks Appl. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF task transaction level interface, sparse FFT, OFDM, cognitive radio, design method, MPSoC
55Jianjiang Ceng, Jerónimo Castrillón, Weihua Sheng, Hanno Scharwächter, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Tsuyoshi Isshiki, Hiroaki Kunieda MAPS: an integrated framework for MPSoC application parallelization. Search on Bibsonomy DAC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF MPSoC programming, parallelization, software, embedded
55Ines Viskic, Samar Abdi, Daniel D. Gajski Automatic generation of embedded communication SW for heterogeneous MPSoC platforms. Search on Bibsonomy LCTES The full citation details ... 2007 DBLP  DOI  BibTeX  RDF custom communication SW, pin/cycle accurate models, MPSoC, system level design, transaction level models, platform based design, automatic synthesis, on-chip communication
55Melhem Tawk, Khaled Z. Ibrahim, Smaïl Niar Adaptive Sampling for Efficient MPSoC Architecture Simulation. Search on Bibsonomy MASCOTS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Simulation, Sampling, MPSoC, Acceleration
55Pramod Chandraiah, Rainer Dömer Pointer re-coding for creating definitive MPSoC models. Search on Bibsonomy CODES+ISSS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF re-coding, MPSoC, pointers, system specification
55Vivy Suhendra, Chandrashekar Raghavan, Tulika Mitra Integrated scratchpad memory optimization and task scheduling for MPSoC architectures. Search on Bibsonomy CASES The full citation details ... 2006 DBLP  DOI  BibTeX  RDF scheduling, MPSoC, scratchpad memory, task mapping
55Julien Bernard 0001, Jean-Louis Roch, Serge De Paoli, Miguel Santana Adaptive Encoding of Multimedia Streams on MPSoC. Search on Bibsonomy International Conference on Computational Science (4) The full citation details ... 2006 DBLP  DOI  BibTeX  RDF scheduling, MPSoC, work-stealing
55Grant Martin Overview of the MPSoC design challenge. Search on Bibsonomy DAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF MPSoC, system-level design, multi-processor system-on-chip
55Ozcan Ozturk 0001, Mahmut T. Kandemir, Mary Jane Irwin Using data compression in an MPSoC architecture for improving performance. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2005 DBLP  DOI  BibTeX  RDF compression, MPSoC
51Salvatore Carta, Andrea Acquaviva, Pablo García Del Valle, David Atienza, Giovanni De Micheli, Fernando Rincón, Luca Benini, Jose Manuel Mendias Multi-processor operating system emulation framework with thermal feedback for systems-on-chip. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2007 DBLP  DOI  BibTeX  RDF thermal studies, FPGA, operating system, emulation, MPSoC
49Francesco Zanini, David Atienza, Giovanni De Micheli A control theory approach for thermal balancing of MPSoC. Search on Bibsonomy ASP-DAC The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
49Sung-Kwan Ku, Han-Sam Jung, Ki-Seok Chung A unified power measurement and management platform for pipelined MPSoC executions. Search on Bibsonomy SoCC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
49Sudeep Pasricha, Nikil D. Dutt A Framework for Cosynthesis of Memory and Communication Architectures for MPSoC. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
49Katalin Popovici, Ahmed Amine Jerraya Simulink based hardware-software codesign flow for heterogeneous MPSoC. Search on Bibsonomy SCSC The full citation details ... 2007 DBLP  BibTeX  RDF hardware-software gradual refinement, multimedia applications, abstraction levels
49Youssef Atat, Nacer-Eddine Zergainoh Simulink-based MPSoC Design: New Approach to Bridge the Gap between Algorithm and Architecture Design. Search on Bibsonomy ISVLSI The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
49Matthieu Briere, Bruno Girodias, Youcef Bouchebaba, Gabriela Nicolescu, Fabien Mieyeville, Frédéric Gaffiot, Ian O'Connor System level assessment of an optical NoC in an MPSoC platform. Search on Bibsonomy DATE The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
49Rabie Ben Atitallah, Smaïl Niar, Samy Meftali, Jean-Luc Dekeyser An MPSoC Performance Estimation Framework Using Transaction Level Modeling. Search on Bibsonomy RTCSA The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
49Andrea Marongiu, Luca Benini, Mahmut T. Kandemir Lightweight barrier-based parallelization support for non-cache-coherent MPSoC platforms. Search on Bibsonomy CASES The full citation details ... 2007 DBLP  DOI  BibTeX  RDF code parallelization, MPSoCs, barrier synchronization
49Tianmiao Wang, Kai Sun, Hongxing Wei, Meng Wang 0005, Zili Shao, Hui Liu 0006 Interconnection Synthesis of MPSoC Architecture for Gamma Cameras. Search on Bibsonomy EUC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
49Pramod Chandraiah, Rainer Dömer Designer-Controlled Generation of Parallel and Flexible Heterogeneous MPSoC Specification. Search on Bibsonomy DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
49Sudeep Pasricha, Nikil D. Dutt COSMECA: application specific co-synthesis of memory and communication architectures for MPSoC. Search on Bibsonomy DATE The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
49Ana Lucia Varbanescu, Henk J. Sips, Arjan J. C. van Gemund PAM-SoC: A Toolchain for Predicting MPSoC Performance. Search on Bibsonomy Euro-Par The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
49Terry Tao Ye, Luca Benini, Giovanni De Micheli Packetized On-Chip Interconnect Communication Analysis for MPSoC. Search on Bibsonomy DATE The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
45Frank E. B. Ophelders, Marco Bekooij, Henk Corporaal A tuneable software cache coherence protocol for heterogeneous MPSoCs. Search on Bibsonomy CODES+ISSS The full citation details ... 2009 DBLP  DOI  BibTeX  RDF performance, design, reliability
45Jayanta Bhadra, Ekaterina Trofimova, Magdy S. Abadir Validating Power ArchitectureTM Technology-Based MPSoCs Through Executable Specifications. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
45Roman Obermaisser, Hubert Kraut, Christian El Salloum A Transient-Resilient System-on-a-Chip Architecture with Support for On-Chip and Off-Chip TMR. Search on Bibsonomy EDCC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
45Pablo García Del Valle, David Atienza, Ivan Magan, Javier Garcia Flores, Esther Andres Perez, Jose Manuel Mendias, Luca Benini, Giovanni De Micheli A Complete Multi-Processor System-on-Chip FPGA-Based Emulation Framework. Search on Bibsonomy VLSI-SoC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
44Yiannis Iosifidis, Arindam Mallik, Stylianos Mamagkakis, Eddy de Greef, Alexandros Bartzas, Dimitrios Soudris, Francky Catthoor A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms. Search on Bibsonomy DAC The full citation details ... 2010 DBLP  DOI  BibTeX  RDF embedded systems, MPSoC, memory optimization
44Bjorn De Sutter, Diederik Verkest, Erik Brockmeyer, Eric Delfosse, Arnout Vandecappelle, Jean-Yves Mignolet Design and Tool Flow of Multimedia MPSoC Platforms. Search on Bibsonomy J. Signal Process. Syst. The full citation details ... 2009 DBLP  DOI  BibTeX  RDF Tool flow, Multimedia, Parallelization, Predictability, MPSoC
44Patrice Gerin, Mian Muhammad Hamayun, Frédéric Pétrot Native MPSoC co-simulation environment for software performance estimation. Search on Bibsonomy CODES+ISSS The full citation details ... 2009 DBLP  DOI  BibTeX  RDF code annotation, MPSoC, system simulation, cross-compilation
44Anders Sejer Tranberg-Hansen, Jan Madsen A compositional modelling framework for exploring MPSoC systems. Search on Bibsonomy CODES+ISSS The full citation details ... 2009 DBLP  DOI  BibTeX  RDF MPSoC, system level design, performance estimation
44Gustavo Girão, Bruno Cruz de Oliveira, Rodrigo Soares, Ivan Saraiva Silva Cache coherency communication cost in a NoC-based MPSoC platform. Search on Bibsonomy SBCCI The full citation details ... 2007 DBLP  DOI  BibTeX  RDF cache coherence, MPSoC, NoC, directory
44Ozcan Ozturk 0001, Mahmut T. Kandemir, Seung Woo Son 0001, Mustafa Karaköy Selective code/data migration for reducing communication energy in embedded MpSoC architectures. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2006 DBLP  DOI  BibTeX  RDF energy, migration, MPSoC
44Slo-Li Chu POERS: A Performance-Oriented Energy Reduction Scheduling Technique for a High-Performance MPSoC Architecture. Search on Bibsonomy ICPADS (2) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF POERS, SAGE II, MPSoC, Processor-in-Memory, Energy Reduction
44Feihui Li, Mahmut T. Kandemir Locality-conscious workload assignment for array-based computations in MPSOC architectures. Search on Bibsonomy DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF MPSoC, data locality
40Ari Kulmala, Erno Salminen, Marko Hännikäinen, Timo D. Hämäläinen Evaluating SoC Network Performance in MPEG-4 Encoder. Search on Bibsonomy J. Signal Process. Syst. The full citation details ... 2009 DBLP  DOI  BibTeX  RDF FPGA multiprocessor, Multiprocessor, System-on-chip, Network-on-chip, MPEG-4, MPSoC, On-chip interconnection
40Lobna Kriaa, Aimen Bouchhima, Marius Gligor, Anne-Marie Fouillart, Frédéric Pétrot, Ahmed Amine Jerraya Parallel Programming of Multi-processor SoC: A HW-SW Interface Perspective. Search on Bibsonomy Int. J. Parallel Program. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF HW/SW interfaces, Programming models, heterogeneous MPSoC
40Grant Martin Multi-Processor SoC-Based Design Methodologies Using Configurable and Extensible Processors. Search on Bibsonomy J. Signal Process. Syst. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF MPSoC, programming models, dataflow, instruction-set extension, multiprocessor system-on-chip, configurable processor, electronic system-level design
40Ahmed Amine Jerraya, Aimen Bouchhima, Frédéric Pétrot Programming models and HW-SW interfaces abstraction for multi-processor SoC. Search on Bibsonomy DAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF HW/SW interfaces, programming models, heterogeneous MPSoC
38Ines Viskic, Lochi Yu, Daniel Gajski Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications. Search on Bibsonomy LCTES The full citation details ... 2010 DBLP  DOI  BibTeX  RDF kahn process, transaction level model, automatic generation, process network, process mapping
38Hritam Dutta, Frank Hannig, Jürgen Teich Performance Matching of Hardware Acceleration Engines for Heterogeneous MPSoC Using Modular Performance Analysis. Search on Bibsonomy ARCS The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
38Hao Shen, Frédéric Pétrot Novel task migration framework on configurable heterogeneous MPSoC platforms. Search on Bibsonomy ASP-DAC The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
38Katalin Popovici, Ahmed Amine Jerraya Flexible and abstract communication and interconnect modeling for MPSoC. Search on Bibsonomy ASP-DAC The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
38Deepak Gangadharan, Samarjit Chakraborty, Roger Zimmermann Fast model-based test case classification for performance analysis of multimedia MPSoC platforms. Search on Bibsonomy CODES+ISSS The full citation details ... 2009 DBLP  DOI  BibTeX  RDF multimedia, workload, video classification
38Shankar Mahadevan, Federico Angiolini, Jens Sparsø, Luca Benini, Jan Madsen A Reactive and Cycle-True IP Emulator for MPSoC Exploration. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
38Wayne H. Wolf, Ahmed Amine Jerraya, Grant Martin Multiprocessor System-on-Chip (MPSoC) Technology. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
38Seongnam Kwon, Yongjoo Kim, Woo-Chul Jeun, Soonhoi Ha, Yunheung Paek A retargetable parallel-programming framework for MPSoC. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF parallel-programming, design-space exploration, Embedded software, multiprocessor system on chip, software generation
38Patrice Gerin, Xavier Guerin, Frédéric Pétrot Efficient Implementation of Native Software Simulation for MPSoC. Search on Bibsonomy DATE The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
38Bart D. Theelen Performance Model Generation for MPSoC Design-Space Exploration. Search on Bibsonomy QEST The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
38Matteo Monchiero, Gianluca Palermo, Cristina Silvano, Oreste Villa A Modular Approach to Model Heterogeneous MPSoC at Cycle Level. Search on Bibsonomy DSD The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
38Luca Benini, Davide Bertozzi, Michela Milano Resource Management Policy Handling Multiple Use-Cases in MPSoC Platforms Using Constraint Programming. Search on Bibsonomy ICLP The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
38Frank E. B. Ophelders, Samarjit Chakraborty, Henk Corporaal Intra- and inter-processor hybrid performance modeling for MPSoC architectures. Search on Bibsonomy CODES+ISSS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF simulation, performance analysis, system-on-chip
38Anders Sejer Tranberg-Hansen, Jan Madsen, Bjørn Sand Jensen A service based estimation method for MPSoC performance modelling. Search on Bibsonomy SIES The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
38Jehangir Khan, Smaïl Niar, Atika Rivenq, Yassin Elhillali, Jean-Luc Dekeyser An MPSoC architecture for the Multiple Target Tracking application in driver assistant system. Search on Bibsonomy ASAP The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
38Simone Medardoni, Martino Ruggiero, Davide Bertozzi, Luca Benini, Giovanni Strano, Carlo Pistritto Interactive presentation: Capturing the interaction of the communication, memory and I/O subsystems in memory-centric industrial MPSoC platforms. Search on Bibsonomy DATE The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
38Vincent Nollet, Diederik Verkest, Henk Corporaal A Quick Safari Through the MPSoC Run-Time Management Jungle. Search on Bibsonomy ESTIMedia The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
38AbdelHalim Samahi, El-Bay Bourennane Automated Integration and Communication Synthesis of Reconfigurable MPSoC Platform. Search on Bibsonomy AHS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
38Kai Huang 0002, Sang-Il Han, Katalin Popovici, Lisane B. de Brisolara, Xavier Guerin, Lei Li, Xiaolang Yan, Soo-Ik Chae, Luigi Carro, Ahmed Amine Jerraya Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264. Search on Bibsonomy DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
38Yuan Xie 0001, Wei-Lun Hung Temperature-Aware Task Allocation and Scheduling for Embedded Multiprocessor Systems-on-Chip (MPSoC) Design. Search on Bibsonomy J. VLSI Signal Process. The full citation details ... 2006 DBLP  DOI  BibTeX  RDF thermal-aware design, scheduling, embedded system design, system-on-chip design
38Junggyu Park, Hyojung Song, Seungmo Cho, Najeong Han, Kyungjeon Kim, Jinman Park A Real-time Media Framework for Asymmetric MPSoC. Search on Bibsonomy ISORC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
38Florin Dumitrascu, Iuliana Bacivarov, Lorenzo Pieralisi, Marius Bonaciu, Ahmed Amine Jerraya Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application. Search on Bibsonomy DATE Designers' Forum The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
38Wolfgang Klingauf, Hagen Gädke, Robert Günzel TRAIN: a virtual transaction layer architecture for TLM-based HW/SW codesign of synthesizable MPSoC. Search on Bibsonomy DATE The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
38Rabie Ben Atitallah, Smaïl Niar, Alain Greiner, Samy Meftali, Jean-Luc Dekeyser Estimating Energy Consumption for an MPSoC Architectural Exploration. Search on Bibsonomy ARCS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
38Peter Flake, Simon J. Davidmann, Frank Schirrmeister System-level exploration tools for MPSoC designs. Search on Bibsonomy DAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF simulation, software development, debugging, multicore
38Shankar Mahadevan, Michael Storgaard, Jan Madsen, Kashif Virk ARTS: A System-Level Framework for Modeling MPSoC Components and Analysis of their Causality. Search on Bibsonomy MASCOTS The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
38Ivan Petkov, Paul Amblard, Marin Hristov Systematic Design Flow for Fast Hardware/Software Prototype Generation from Bus Functional Model for MPSoC. Search on Bibsonomy IEEE International Workshop on Rapid System Prototyping The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
38Ali Erdem Özcan, Sébastien Jean, Jean-Bernard Stefani Bringing Ease and Adaptability to MPSoC Software Design: A Component-Based Approach. Search on Bibsonomy CASSIS The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
38Mohamed-Wassim Youssef, Sungjoo Yoo, Arif Sasongko, Yanick Paviot, Ahmed Amine Jerraya Debugging HW/SW interface for MPSoC: video encoder system design case study. Search on Bibsonomy DAC The full citation details ... 2004 DBLP  DOI  BibTeX  RDF hardware-dependant software, hardware-software interface, debug, multiprocessor system-on-chip
34Roberto Airoldi, Fabio Garzia, Tapani Ahonen, Dragomir Milojevic, Jari Nurmi Implementation of W-CDMA Cell Search on a FPGA Based Multi-Processor System-on-Chip with Power Management. Search on Bibsonomy SAMOS The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
34Leandro Fiorin, Slobodan Lukovic, Gianluca Palermo Implementation of a reconfigurable data protection module for NoC-based MPSoCs. Search on Bibsonomy IPDPS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
34Love Singhal, Elaheh Bozorgzadeh Process variation aware system-level task allocation using stochastic ordering of delay distributions. Search on Bibsonomy ICCAD The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
34Ayse Kivilcim Coskun, Tajana Simunic Rosing, Kenny C. Gross Proactive temperature balancing for low cost thermal management in MPSoCs. Search on Bibsonomy ICCAD The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
34Akash Kumar 0001, Andreas Hansson 0001, Jos Huisken, Henk Corporaal Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip. Search on Bibsonomy DATE The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
34Woo-Chul Jeun, Soonhoi Ha Effective OpenMP Implementation and Translation For Multiprocessor System-On-Chip without Using OS. Search on Bibsonomy ASP-DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF hardware semaphores, parallel programming, OpenMP, shared memory system, multiprocessor system-on-chip
34Akash Kumar 0001, Shakith Fernando, Yajun Ha, Bart Mesman, Henk Corporaal Multi-processor System-level Synthesis for Multiple Applications on Platform FPGA. Search on Bibsonomy FPL The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
34Changyun Zhu, Zhenyu (Peter) Gu, Robert P. Dick, Li Shang Reliable multiprocessor system-on-chip synthesis. Search on Bibsonomy CODES+ISSS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF synthesis, multiprocessor system-on-chip, thermal
34Chong Sun, Li Shang, Robert P. Dick Three-dimensional multiprocessor system-on-chip thermal optimization. Search on Bibsonomy CODES+ISSS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF synthesis, 3D, multiprocessor system-on-chip, thermal
34Akira Yamawaki 0002, Masahiko Iwane An FPGA implementation of a snoop cache with synchronization for a multiprocessor system-on-chip. Search on Bibsonomy ICPADS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
34Jaehwan John Lee, Vincent John Mooney A Novel {O(n)} Parallel Banker's Algorithm for System-on-a-Chip. Search on Bibsonomy IEEE Trans. Parallel Distributed Syst. The full citation details ... 2006 DBLP  DOI  BibTeX  RDF Parallel Banker's Algorithm, deadlock avoidance in hardware, multiprocessor system-on-a-chip
34Shankar Mahadevan, Federico Angiolini, Jens Sparsø, Luca Benini, Jan Madsen A Traffic Injection Methodology with Support for System-Level Synchronization. Search on Bibsonomy VLSI-SoC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
34Jaehwan John Lee, Vincent John Mooney III A novel O(n) parallel banker's algorithm for System-on-a-Chip. Search on Bibsonomy ASP-DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
34Sungjoo Yoo, Mohamed-Wassim Youssef, Aimen Bouchhima, Ahmed Amine Jerraya, Mario Diaz-Nava Multi-Processor SoC Design Methodology Using a Concept of Two-Layer Hardware-Dependent Software. Search on Bibsonomy DATE The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
34Kai Richter 0001, Razvan Racu, Rolf Ernst Scheduling Analysis Integration for Heterogeneous Multiprocessor SoC. Search on Bibsonomy RTSS The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
32Nicolas Ventroux, Alexandre Guerre, Tanguy Sassolas, L. Moutaoukil, Guillaume Blanc, Charly Bechara, Raphaël David SESAM: An MPSoC Simulation Environment for Dynamic Application Processing. Search on Bibsonomy CIT The full citation details ... 2010 DBLP  DOI  BibTeX  RDF SESAM, simulation, modeling, multiprocessor, dynamic, exploration, SystemC, MPSoC
32Francesco Paterna, Andrea Acquaviva, Alberto Caprara, Francesco Papariello, Giuseppe Desoli, Luca Benini Variability-tolerant run-time workload allocation for MPSoC energy minimization under real-time constraints. Search on Bibsonomy Conf. Computing Frontiers The full citation details ... 2010 DBLP  DOI  BibTeX  RDF real-time, variability, mpsoc, energy minimization
32Zheng Liu, Jueping Cai, Ming Du, Lei Yao, Zan Li Hybrid Communication Reconfigurable Network on Chip for MPSoC. Search on Bibsonomy AINA The full citation details ... 2010 DBLP  DOI  BibTeX  RDF HCR-NoC, low power, interconnection, MPSoC
Displaying result #1 - #100 of 947 (100 per page; Change: )
Pages: [1][2][3][4][5][6][7][8][9][10][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license