|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 5 occurrences of 5 keywords
|
|
|
Results
Found 21 publication records. Showing 21 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
56 | László Horváth, Imed Ben Dhaou, Hannu Tenhunen, Jouni Isoaho |
A novel, high-speed, reconfigurable demapper-symbol deinterleaver architecture for DVB-T. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS (4) ![In: Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30 - June 2, 1999, pp. 382-385, 1999, IEEE, 0-7803-5471-0. The full citation details ...](Pics/full.jpeg) |
1999 |
DBLP DOI BibTeX RDF |
|
49 | Stevan M. Berber, Xinghua Zhan |
Reverse CDMA link based on noise-like spreading sequences and fading mitigation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IWCMC ![In: Proceedings of the International Conference on Wireless Communications and Mobile Computing: Connecting the World Wirelessly, IWCMC 2009, Leipzig, Germany, June 21-24, 2009, pp. 253-257, 2009, ACM, 978-1-60558-569-7. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
noise based CDMA, noise-like sequences, non-binary spreading sequences, probability of error derivation |
49 | Michael K. Cheng, Bruce E. Moision, Jon Hamkins, Michael A. Nakashima |
An interleaver implementation for the serially concatenated pulse-position modulation decoder. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS ![In: International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece, 2006, IEEE, 0-7803-9389-9. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
49 | Kazunori Shimizu, Nozomu Togawa, Takeshi Ikenaga, Satoshi Goto |
Reconfigurable adaptive FEC system with interleaving. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASP-DAC ![In: Proceedings of the 2005 Conference on Asia South Pacific Design Automation, ASP-DAC 2005, Shanghai, China, January 18-21, 2005, pp. 1252-1255, 2005, ACM Press, 0-7803-8737-6. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
36 | Amin Ansari, Keyvan Amiri |
Flexible FPGA-based parallel architecture for identification of repetitive sequences in interleaved pulse trains. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPGA ![In: Proceedings of the ACM/SIGDA 16th International Symposium on Field Programmable Gate Arrays, FPGA 2008, Monterey, California, USA, February 24-26, 2008, pp. 265, 2008, ACM, 978-1-59593-934-0. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
deinterleaver, pulse train, FPGA, parallel architecture |
32 | Gwonhan Mun, Hee Wook Kim, Daeho Kim |
CNPC deinterleaver implementation to increase hardware logic utilization on FPGA. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICAIIC ![In: International Conference on Artificial Intelligence in Information and Communication, ICAIIC 2021, Jeju Island, South Korea, April 13-16, 2021, pp. 385-389, 2021, IEEE, 978-1-7281-7638-3. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
32 | J. Magdalene Mathana, S. Badrinarayanan, Rani Hemamalini |
VLSI Architecture for High Performance 3GPP Interleaver/Deinterleaver for Turbo Codes. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Int. J. Comput. Commun. Control ![In: Int. J. Comput. Commun. Control 9(2), pp. 187-200, 2014. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
32 | Omar Rafique |
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/1410.2889, 2014. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP BibTeX RDF |
|
32 | Omar Rafique, Gangadharaiah S. L |
Hardware Efficient WiMAX Deinterleaver Capable of Address Generation for Random Interleaving Depths. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/1404.5885, 2014. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP BibTeX RDF |
|
32 | Hyeong-Ju Kang, Hee Suk Seo, Jin Kwak |
Area-efficient convolutional deinterleaver for mobile TV receiver. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Trans. Embed. Comput. Syst. ![In: ACM Trans. Embed. Comput. Syst. 12(2), pp. 28:1-28:12, 2013. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
32 | Bijoy Kumar Upadhyaya, Salil Kumar Sanyal |
Efficient FPGA Implementation of Address Generator for WiMAX Deinterleaver. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. II Express Briefs ![In: IEEE Trans. Circuits Syst. II Express Briefs 60-II(8), pp. 492-496, 2013. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
32 | Arash Ardakani, Mojtaba Mahdavi, Mahdi Shabany |
An efficient VLSI architecture of QPP interleaver/deinterleaver for LTE turbo coding. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS ![In: 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), Beijing, China, May 19-23, 2013, pp. 797-800, 2013, IEEE, 978-1-4673-5760-9. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
32 | Zhen-dong Zhang, Bin Wu 0006, Yumei Zhou, Xin Zhang |
Low-Complexity Hardware Interleaver/Deinterleaver for IEEE 802.11a/g/n WLAN. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI Design ![In: VLSI Design 2012, pp. 948957:1-948957:7, 2012. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
32 | Hyeong-Ju Kang, Byung-Do Yang |
Low-Power Time Deinterleaver for ISDB-T Receiver. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. II Express Briefs ![In: IEEE Trans. Circuits Syst. II Express Briefs 59-II(10), pp. 668-672, 2012. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
32 | Hamid Reza Tanhaei, Mojtaba Rezaee |
An area-efficient symbol deinterleaver architecture for DVB-T. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SiPS ![In: Proceedings of the IEEE Workshop on Signal Processing Systems, SiPS 2011, October 4-7, 2011, Beirut, Lebanon, pp. 146-150, 2011, IEEE, 978-1-4577-1920-2. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
32 | Yun-Nan Chang |
A Multibank Memory-Based VLSI Architecture of DVB Symbol Deinterleaver. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Very Large Scale Integr. Syst. ![In: IEEE Trans. Very Large Scale Integr. Syst. 18(5), pp. 840-843, 2010. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
|
32 | Hector Borrayo-Sandoval, Ramón Parra-Michel, Luis F. Gonzalez-Perez, Fernando Landeros Printzen, Claudia Feregrino Uribe |
Design and Implementation of a Configurable Interleaver/Deinterleaver for Turbo Codes in 3GPP Standard. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ReConFig ![In: ReConFig'09: 2009 International Conference on Reconfigurable Computing and FPGAs, Cancun, Quintana Roo, Mexico, 9-11 December 2009, Proceedings, pp. 320-325, 2009, IEEE Computer Society, 978-0-7695-3917-1. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
configurable, interleaver, Turbo codes |
32 | Yun-Nan Chang |
A low-cost dual-mode deinterleaver design. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Consumer Electron. ![In: IEEE Trans. Consumer Electron. 54(2), pp. 326-332, 2008. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
32 | A. Mark Earnshaw, Steven D. Blostein |
A combined soft-decision deinterleaver/decoder for the IS95 reverse link. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Veh. Technol. ![In: IEEE Trans. Veh. Technol. 49(2), pp. 448-456, 2000. The full citation details ...](Pics/full.jpeg) |
2000 |
DBLP DOI BibTeX RDF |
|
25 | Tjerk Bijlsma, Marco Bekooij, Pierre G. Jansen, Gerard J. M. Smit |
Communication between nested loop programs via circular buffers in an embedded multiprocessor system. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SCOPES ![In: Proceedings of the 11th International Workshop on Software and Compilers for Embedded Systems, Munich, Germany, March 13-14, 2008, pp. 33-42, 2008. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
25 | Yu Zhu 0002, Khaled Ben Letaief |
Single Carrier Frequency Domain Equalization with Time Domain Noise Prediction for Wideband Wireless Communications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Wirel. Commun. ![In: IEEE Trans. Wirel. Commun. 5(12), pp. 3548-3557, 2006. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #21 of 21 (100 per page; Change: )
|
|