The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for inverter with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1975-1990 (15) 1991-1993 (15) 1994-1995 (22) 1996-1997 (18) 1998 (17) 1999 (27) 2000 (20) 2001 (35) 2002 (56) 2003 (38) 2004 (56) 2005 (61) 2006 (85) 2007 (103) 2008 (115) 2009 (93) 2010 (83) 2011 (94) 2012 (163) 2013 (234) 2014 (196) 2015 (244) 2016 (249) 2017 (319) 2018 (321) 2019 (423) 2020 (408) 2021 (454) 2022 (442) 2023 (473) 2024 (149)
Publication types (Num. hits)
article(2572) data(10) incollection(1) inproceedings(2438) phdthesis(7)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 244 occurrences of 191 keywords

Results
Found 5028 publication records. Showing 5028 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
103Hiroki Morizumi, Jun Tarui Linear-Size Log-Depth Negation-Limited Inverter for k -Tonic Binary Sequences. Search on Bibsonomy TAMC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF negation-limited circuit, k-tonic, circuit complexity, inverter
72Suwon Lee, Sung-Hun Lim Operational Characteristics of Intelligent Dual-Reactor with Current Controlled Inverter. Search on Bibsonomy KES (1) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF dual-reactor, current controlled inverter, fault current, reactive power
62Sardis Azongha, Hui Li Modeling and simulation of the dynamic control of a cascaded multilevel inverter using single DC source for induction motor drive application. Search on Bibsonomy SCSC The full citation details ... 2007 DBLP  BibTeX  RDF dynamic modulation control, multilevel inverter, induction motor
62Huibo Lou, Chengxiong Mao, Jiming Lu, Dan Wang 0008, Luonan Chen Double Three-Level Inverter Based Variable Frequency Drive with Minimal Total Harmonic Distortion Using Particle Swarm Optimization. Search on Bibsonomy ICIC (1) The full citation details ... 2007 DBLP  DOI  BibTeX  RDF three-level inverter, total harmonic distortion, particle swarm optimization, pulse width modulation
61Luigi Egiziano, Nicola Femia, D. Granozio, Giovanni Petrone, Giovanni Spagnuolo, Massimo Vitelli Photovoltaic inverters with Perturb&Observe MPPT technique and one-cycle control. Search on Bibsonomy ISCAS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
61Surya Shankar Dan, Santanu Mahapatra Analysis of the Energy Quantization Effects on Single Electron Inverter Performance through Noise Margin Modeling. Search on Bibsonomy VLSI Design The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
61Toshiro Akino, Kei Matsuura, Akiyoshi Yasunaga A high-speed domino CMOS full adder driven by a new unified-BiCMOS inverter. Search on Bibsonomy ISCAS (1) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
61Mohamed Hafed, Mourad Oulmane, Nicholas C. Rumin Delay and current estimation in a CMOS inverter with an RC load. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
61Itsda Boonyaroonate, Shinsaku Mori Compact DC/AC inverter for large electroluminescent lamp. Search on Bibsonomy ISCAS (3) The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
61C. M. Wu, Wing Hong Lau, Henry Shu-Hung Chung A five-level neutral-point-clamped H-bridge PWM inverter with superior harmonics suppression: a theoretical analysis. Search on Bibsonomy ISCAS (5) The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
61Labros Bisdounis, Odysseas G. Koufopavlou, Constantinos E. Goutis, Spiridon Nikolaidis 0001 Switching Response Modeling of the CMOS Inverter for Sub-micron Devices. Search on Bibsonomy DATE The full citation details ... 1998 DBLP  DOI  BibTeX  RDF CMOS circuits timing analysis, Propagation delay modeling, Sub-micron devices
52Kazuo Iwama, Hiroki Morizumi, Jun Tarui Negation-Limited Complexity of Parity and Inverters. Search on Bibsonomy Algorithmica The full citation details ... 2009 DBLP  DOI  BibTeX  RDF Negation-limited circuit, Parity function, Inversion complexity, Gate elimination, Circuit complexity, Inverter
52Runqing Zhu, Lixin Lu, Limin Li, Huan You The Application of Inverter-Driven Technology on the Crimping Machine. Search on Bibsonomy PROLAMAT The full citation details ... 2006 DBLP  DOI  BibTeX  RDF Inverter-driven, Adjustable-speed Motor, Crimping Machine, Controller
51Tadashi Suetsugu, Marian K. Kazimierczuk Integration of class DE inverter for on-chip DC-DC power supplies. Search on Bibsonomy ISCAS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
51Itsda Boonyaroonate, Shinsaku Mori A compact DC/AC inverter for automotive application. Search on Bibsonomy ISCAS (5) The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
41Karel Jezernik Hybrid Approach in Power Electronics and Motion Control. Search on Bibsonomy Towards Intelligent Engineering and Information Technology The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
41Hiroki Morizumi, Genki Suzuki Negation-Limited Inverters of Linear Size. Search on Bibsonomy ISAAC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
41Thomas Dowrick, Steve Hall, Liam McDaid, Octavian Buiu, Peter M. Kelly A Biologically Plausible Neuron Circuit. Search on Bibsonomy IJCNN The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
41Jagdish G. Chaudhari, Sandeep K. Mude, Prakash G. Gabhane High Performance Direct Torque Control of Induction Motor using Space Vector Modulation. Search on Bibsonomy CCECE The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
41Tony Pialis, Khoman Phang Analysis of timing jitter in ring oscillators due to power supply noise. Search on Bibsonomy ISCAS (1) The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
41Antonio Zenteno, Víctor H. Champac Resistive Opens in a Class of CMOS Latches: Analysis and DFT. Search on Bibsonomy VTS The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
40Mahmoud Shaker, Imadeddin Abdalla Abdalla Integration-duty cycle conversion as novel digital algorithm for PWM inverter. Search on Bibsonomy EIT The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
40Shao-Lin Li, Ping Yang Research on a SPWM Inverter Power Supply System Based on DSP. Search on Bibsonomy CSSE (4) The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
40Junfeng Fan, Ingrid Verbauwhede Unified Digit-Serial Multiplier and Inverter in Finite Field GF(2m). Search on Bibsonomy HOST The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
40Hirotaka Koizumi, Kosuke Kurokawa Class DE Inverter with Asymmetric Shunt Capacitors. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
40Emine Dogru Bolat DSP Based Implementation of Current Mode Fuzzy Gain Scheduling of PI Controller for Single Phase UPS Inverter. Search on Bibsonomy KES (1) The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
40Hirotaka Koizumi, Kosuke Kurokawa, Shinsaku Mori Thinned-out controlled class D inverter with delta-sigma modulated 1-bit driving pulses. Search on Bibsonomy ISCAS (2) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
40Hirak Patangia, Tandi Wijaya, Dennis Gregory A multi-level inverter for driving a high voltage display. Search on Bibsonomy ISCAS (5) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
40Hiroo Sekiya, Hirotaka Koizumi, Shinsaku Mori, Iwao Sasase FM/PWM control scheme on class DE inverter for keeping high power conversion efficiency. Search on Bibsonomy ISCAS (3) The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
40Chung-Yu Wu, Ming-Chuen Shiau Efficient physical timing models for CMOS AND-OR-inverter and OR-AND-inverter gates and their applications. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1990 DBLP  DOI  BibTeX  RDF
32Fengwen Cao, Yiwang Wang Design of a Single-Phase Grid-Connected Photovoltaic Systems Based on Fuzzy-PID Controller. Search on Bibsonomy ICIC (2) The full citation details ... 2009 DBLP  DOI  BibTeX  RDF photovoltaic system, DC/AC inverter, grid-connected, Fuzzy-PID control
32Taufik, Makbul Anwari Modeling and Simulation of Current Ripple in DC Link Connecting Two PWM Inverters Using Matlab/Simulink. Search on Bibsonomy Asia International Conference on Modelling and Simulation The full citation details ... 2008 DBLP  DOI  BibTeX  RDF DC bus Current Ripple, PWM Inverter
32Alan Mishchenko, Satrajit Chatterjee, Robert K. Brayton DAG-aware AIG rewriting a fresh look at combinational logic synthesis. Search on Bibsonomy DAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF NPN equivalence, and-inverter graphs, technology-independent logic synthesis, technology mapping
32Qi Zhu 0002, Nathan Kitchen, Andreas Kuehlmann, Alberto L. Sangiovanni-Vincentelli SAT sweeping with local observability don't-cares. Search on Bibsonomy DAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF SAT sweeping, and/inverter graphs, observability
32Stephen K. Sunter A low cost 100 MHz analog test bus. Search on Bibsonomy VTS The full citation details ... 1995 DBLP  DOI  BibTeX  RDF analog test bus, on-chip analog bus, digital three-state inverter, low-input capacitance, signal bandwidth, bus input, design for testability, DFT, integrated circuit design, mixed-signal circuits, capacitance, mixed analogue-digital integrated circuits, IC design, 100 MHz
32Shih-Chang Hsia, Wen-Ching Lee A Very Low-Power Flash A/D Converter Based on Cmos Inverter Circuit. Search on Bibsonomy IWSOC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF CMOS inverter, flash, A/D converter
30Behnam Amelifard, Farzan Fallah, Massoud Pedram Low-Power Fanout Optimization Using Multi Threshold Voltages and Multi Channel Lengths. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
30Li Ke 0002, Reuben Wilcock, Peter R. Wilson Improved 6.7GHz CMOS VCO delay cell with up to seven octave tuning range. Search on Bibsonomy ISCAS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
30Kazuo Iwama, Hiroki Morizumi, Jun Tarui Negation-Limited Complexity of Parity and Inverters. Search on Bibsonomy ISAAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
30Pinar Korkmaz, Bilge Saglam Akgul, Krishna V. Palem Ultra-Low Energy Computing with Noise: Energy-Performance-Probability Trade-offs. Search on Bibsonomy ISVLSI The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
30Tzyy-Kuen Tien, Jing-Jou Tang, Kuan-Jou Chen A new high speed dynamic PLA. Search on Bibsonomy ISCAS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
30Bor-Ren Lin, Chun-Hao Huang, Zheng-Zhang Yang Three-phase active power filter under unbalanced condition. Search on Bibsonomy ISCAS (4) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
30Domingo Biel, Rafael Ramos, Francesc Guinjoan, Juan J. Negroni, Carlos Meza Sliding-mode control design of parallel-connected switching converters for modular transformerless DC-AC step-up conversion. Search on Bibsonomy ISCAS (4) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
30Ali Bastani, Charles A. Zukowski Design of superbuffers in sub-100nm CMOS technologies with significant gate leakage. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2004 DBLP  DOI  BibTeX  RDF gate leakage reduction, superbuffers, low power design
30Yngvar Berg, Snorre Aunet, Øivind Næss, Johannes Goplen Lomsdalen, Mats Høvin Exploiting hyperbolic functions to increase linearity in low-voltage floating-gate transconductance amplifiers. Search on Bibsonomy ISCAS (1) The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
30Ki-Wook Kim, Taewhan Kim, C. L. Liu 0001, Sung-Mo Kang Domino logic synthesis based on implication graph. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
30Yngvar Berg, Snorre Aunet, Øivind Næss, Henning Gundersen, Mats Høvin Extreme low-voltage floating-gate CMOS transconductance amplifier. Search on Bibsonomy ISCAS (1) The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
30Ki-Wook Kim, C. L. Liu 0001, Sung-Mo Kang Implication graph based domino logic synthesis. Search on Bibsonomy ICCAD The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
30Yang Hu, Liuchen Chang, Bo Cao Novel predictive voltage controlled UPS inverter for an improved stand-alone wind turbine system. Search on Bibsonomy CCECE The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
30Hirotaka Koizumi Delta-sigma modulated class D ZCS series resonant inverter with an inductive load. Search on Bibsonomy ISCAS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
30Ming Li, Dong Dai, Xikui Ma, Herbert H. C. Iu Fast-scale period-doubling bifurcation in voltage-mode controlled full-bridge inverter. Search on Bibsonomy ISCAS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
30Louis R. Nerone Analytical solutions of the Class D inverter. Search on Bibsonomy ISCAS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
30Guilian Guo, Wenxia You Quality Analysis of SVPWM Inverter Output Voltage. Search on Bibsonomy CSSE (4) The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
30Zhangcai Huang, Hong Yu 0013, Atsushi Kurokawa, Yasuaki Inoue Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies. Search on Bibsonomy ASP-DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
30Chua-Chin Wang, Gang-Neng Sung, Kuan-Wen Fang, Sheng-Lun Tseng A Low-power Sensorless Inverter Controller of Brushless DC Motors. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
30Yngvar Berg, Omid Mirmotahari, Snorre Aunet Pseudo Floating-Gate Inverter with Feedback Control. Search on Bibsonomy VLSI-SoC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
30Hirotaka Koizumi, Kosuke Kurokawa, Shinsaku Mori A comparison of output envelope waveforms of the delta-sigma modulated class D series resonant inverter. Search on Bibsonomy ISCAS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
30Satoshi Akatsu, Hiroyuki Torikai, Toshimichi Saito Current-mode instantaneous state setting method and its application to an H-bridge inverter. Search on Bibsonomy ISCAS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
30Shih-Ming Chen, Tsorng-Juu Liang, Jiann-Fuh Chen Single DC/AC CCFL Inverter for Large Size LCD TV with Burst Control. Search on Bibsonomy APCCAS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
30Dan Sun, Jun Meng, Zongyuan He Diagnosis of Inverter Faults in PMSM DTC Drive Using Time-Series Data Mining Technique. Search on Bibsonomy ADMA The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
30Mariam Momenzadeh, Jing Huang 0001, Mehdi Baradaran Tahoori, Fabrizio Lombardi Characterization, test, and logic synthesis of and-or-inverter (AOI) gate design for QCA implementation. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
30Jing Huang 0001, Mariam Momenzadeh, Mehdi Baradaran Tahoori, Fabrizio Lombardi Design and characterization of an and-or-inverter (AOI) gate for QCA implementation. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2004 DBLP  DOI  BibTeX  RDF defect characterization, test, QCA
30Yarallah Koolivand, Ali Zahabi, Nasser Masoumi Modeling of polysilicide gate resistance effect on inverter delay and power consumption using distributed RC method and branching technique. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2004 DBLP  DOI  BibTeX  RDF polysilicide gate resistance, short circuit power, performance degradation, propagation delay
30S. Bumrungkeeree, Itsda Boonyaroonate Push-pull dc/ac inverter for large electroluminescent lamp. Search on Bibsonomy ISCAS (3) The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
30Ramdan Razali, V. Subbiah, M. A. Choudhury, Rahimi Yusof Performance analysis of online dual slope delta modulated PWM inverter. Search on Bibsonomy ISCAS (5) The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
30A. B. Bhattacharyya, Shrutin Ulman PREDICTMOS MOSFET Model and its Application to Submicron CMOS Inverter Delay Analysis. Search on Bibsonomy ASP-DAC/VLSI Design The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
30V. Vongmanee The vector control inverter for a PV motor drive system implemented by a single chip DSP controller ADMC331. Search on Bibsonomy APCCAS (1) The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
30Rui Wang, Kaushik Roy 0001, Cheng-Kok Koh Short-circuit power analysis of an inverter driving an RLC load. Search on Bibsonomy ISCAS (4) The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
30Daisuke Kawamoto, Hiroo Sekiya, Hirotaka Koizumi, Iwao Sasase Design of a generalized phase-controlled class E inverter. Search on Bibsonomy ISCAS (3) The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
30C. M. Wu, Wing Hong Lau, Henry Shu-Hung Chung Generic analytical solution for calculating the harmonic characteristics of multilevel sinusoidal PWM inverter. Search on Bibsonomy ISCAS (5) The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
30Abdolreza Nabavi-Lishi, Nicholas C. Rumin Inverter models of CMOS gates for supply current and delay evaluation. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1994 DBLP  DOI  BibTeX  RDF
30James B. Kuo, Tsen-Shau Yang, Robert W. Dutton, Bruce A. Wooley Two-dimensional transient analysis of a collector-up ECL inverter. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1989 DBLP  DOI  BibTeX  RDF
30Pramod V. Argade Sizing an inverter with a precise delay: generation of complementary signals with minimal skew and pulsewidth distortion in CMOS. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1989 DBLP  DOI  BibTeX  RDF
30Vivek R. S, Tutan Debnath, K. Gopakumar 0001, Loganathan Umanand, Dariusz Zielinski A 5 Level Inverter Using a 3 Level Inverter and a Capacitor Fed 2 Level Inverter Feeding an IM Drive from Both Sides with Extended Linear Modulation Range Till Full Base Speed. Search on Bibsonomy IECON The full citation details ... 2023 DBLP  DOI  BibTeX  RDF
22Feng Lv, Hua Zhao, Wenxia Du, Huilong Jin Electromagnetic Interference and Electromagnetic Compatibility Test Technology. Search on Bibsonomy MVHI The full citation details ... 2010 DBLP  DOI  BibTeX  RDF ElectromagneticInterference, Electromagnetic Compatibility, Microwave oven, Inverter
22Ramen Dutta, Tarun Kanti Bhattacharyya, Xiang Gao 0002, Eric A. M. Klumperink Optimized Stage Ratio of Tapered CMOS Inverters for Minimum Power and Mismatch Jitter Product. Search on Bibsonomy VLSI Design The full citation details ... 2010 DBLP  DOI  BibTeX  RDF tapering factor, stage ratio, CMOS inverter, mismatch jitter, multiphase clock, low power, figure of merit
22Praveen Kumar 0001, Pavol Bauer Progressive design methodology for complex engineering systems based on multiobjective genetic algorithms and linguistic decision making. Search on Bibsonomy Soft Comput. The full citation details ... 2009 DBLP  DOI  BibTeX  RDF BLDC motors, Voltage source inverter, Multi-objective optimization (MOOP), Genetic algorithms, PDM, Linguistic variables, Multi attribute decision making
22Lixin Pang, Hui Wang, Yuxia Li, Jian Wang, Ziyu Wang Analysis of Photovoltaic Charging System Based on MPPT. Search on Bibsonomy PACIIA (2) The full citation details ... 2008 DBLP  DOI  BibTeX  RDF Photovoltaic Charging, Asymmetric Control, Inverter, MPPT
22Jan Jerabek, Kamil Vrba RF Pure Current-Mode Filters using Current Mirrors and Inverters. (PDF / PS) Search on Bibsonomy PWC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF pure current mode, current mirror, current inverter, CMI, GCMI, frequency filter
22Christoph Bartoschek, Stephan Held, Dieter Rautenbach, Jens Vygen Efficient generation of short and fast repeater tree topologies. Search on Bibsonomy ISPD The full citation details ... 2006 DBLP  DOI  BibTeX  RDF inverter tree, repeater tree, buffering, tree topology, rectilinear Steiner tree
22Jin S. Zhang, Alan Mishchenko, Robert K. Brayton, Malgorzata Chrzanowska-Jeske Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability. Search on Bibsonomy DAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF and-inverter graphs, classical symmetries, simulation, boolean functions, boolean satisfiability
22Stanislaw J. Piestrak Design Method of a Class of Embedded Combinational Self-Testing Checkers for Two-Rail Codes. Search on Bibsonomy IEEE Trans. Computers The full citation details ... 2002 DBLP  DOI  BibTeX  RDF embedded circuit, inverter-free circuit, totally self-testing circuit, concurrent error detection, Berger code, self-testing checker, two-rail code
22Motoi Inaba, Koichi Tanno, Okihiko Ishizuka Multi-Valued Flip-Flop with Neuron-CMOS NMIN Circuits. Search on Bibsonomy ISMVL The full citation details ... 2002 DBLP  DOI  BibTeX  RDF Multi-valued flip-flop, Down literal circuit, Analog inverter, Voltage comparator, NMIN circuit
22Jincheol Yoo, Daegyu Lee, Kyusun Choi, Jongsoo Kim A power and resolution adaptive flash analog-to-digital converter. Search on Bibsonomy ISLPED The full citation details ... 2002 DBLP  DOI  BibTeX  RDF TIQ comparator, flash ADC, inverter quantization, adaptive, threshold, analog-to-digital converter
22Richard Martel, V. Derycke, Jörg Appenzeller, Shalom J. Wind, Phaedon Avouris Carbon nanotube field-effect transistors and logic circuits. Search on Bibsonomy DAC The full citation details ... 2002 DBLP  DOI  BibTeX  RDF FET, SWNT, Schottky barrier, field-effect transistor, circuits, carbon nanotube, nanoelectronics, logic gate, inverter, semiconductor
20Yngvar Berg, Omid Mirmotahari Low voltage precharge CMOS logic. Search on Bibsonomy DDECS The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
20Jeremy R. Tolbert, Saibal Mukhopadhyay Accurate buffer modeling with slew propagation in subthreshold circuits. Search on Bibsonomy ISQED The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
20Md. Arifujjaman, Mohammad Tariq Iqbal, John E. Quaicoe A comparative study of the reliability of the power electronics in grid connected small wind turbine systems. Search on Bibsonomy CCECE The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
20Nishant Chandra, Apoorva Kumar Yati, A. B. Bhattacharyya Extended-Sakurai-Newton MOSFET Model for Ultra-Deep-Submicrometer CMOS Digital Design. Search on Bibsonomy VLSI Design The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
20S. Ramasamy, B. Venkataramani, R. Niranjini, K. Suganya 100KHz-20MHz Programmable Subthreshold Gm-C Low-Pass Filter in 0.18µ-m CMOS. Search on Bibsonomy VLSI Design The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
20Taro Niiyama, Piao Zhe, Koichi Ishida, Masami Murakata, Makoto Takamiya, Takayasu Sakurai Dependence of Minimum Operating Voltage (VDDmin) on Block Size of 90-nm CMOS Ring Oscillators and its Implications in Low Power DFM. Search on Bibsonomy ISQED The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
20S. Ramasamy, B. Venkataramani, K. Anbugeetha VLSI Implementation of a Digitally Tunable Gm-C Filter with Double CMOS Pair. Search on Bibsonomy VLSI Design The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
20Gabriel Schulhof, Konrad Walus, Graham A. Jullien Simulation of random cell displacements in QCA. Search on Bibsonomy ACM J. Emerg. Technol. Comput. Syst. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF fabrication variances, fault tolerance, QCA, Quantum-dot cellular automata
20T. Satish, Krushna K. Mohapatra, Ned Mohan Carrier-based control of matrix converter in linear and over-modulation modes. Search on Bibsonomy SCSC The full citation details ... 2007 DBLP  BibTeX  RDF over-modulation, matrix converter, pulse-width modulation
20Hiroki Noguchi, Yusuke Iguchi, Hidehiro Fujiwara, Yasuhiro Morita, Koji Nii, Hiroshi Kawaguchi 0001, Masahiko Yoshimoto A 10T Non-Precharge Two-Port SRAM for 74% Power Reduction in Video Processing. Search on Bibsonomy ISVLSI The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
20Tadayoshi Enomoto, Suguru Nagayama, Nobuaki Kobayashi Low-Power High-Speed 180-nm CMOS Clock Drivers. Search on Bibsonomy ASP-DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF 0.640 ns, CMOS clock drivers, register array, delay flip-flops, 251 muW, CMOS technology, power dissipation, delay time, 0.18 micron
20Yongkui Man, Wenyan Li A Novel Method of Energy Saving for Nodding Donkey Oil Pump. Search on Bibsonomy ICIC (1) The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Nodding Donkey oil pump, oil-pumping units, Fuzzy PD Controller, Asynchronous Motor, beam pumping units, energy saving
20Ali Ahmed Adam, Kayhan Gulez, Nuh Erdogan Minimum Torque Ripple Algorithm with Fuzzy Logic Controller for DTC of PMSM. Search on Bibsonomy ICIC (1) The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Interior Permanent Magnet Synchronous Motor, Torque Ripple, Fuzzy Logic, Direct Torque Control
20Nishant Patil, Jie Deng, H.-S. Philip Wong, Subhasish Mitra Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits. Search on Bibsonomy DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
20Yajun Ran, Malgorzata Marek-Sadowska Designing via-configurable logic blocks for regular fabric. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #100 of 5028 (100 per page; Change: )
Pages: [1][2][3][4][5][6][7][8][9][10][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license