|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 804 occurrences of 589 keywords
|
|
|
Results
Found 2403 publication records. Showing 2403 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
84 | David W. Matula, Asger Munk Nielsen |
Pipelined Packet-Forwarding Floating Point: I. Foundations and a Rounder. |
IEEE Symposium on Computer Arithmetic |
1997 |
DBLP DOI BibTeX RDF |
pipelined packet forwarding floating point, packet forwarding floating point format, rounder design, packet forwarding format, standard binary IEEE 754 floating point format, multiplication algorithms, ALU pipeline paradigm, data hazards, pipelined floating point operations, execution phases, multiplier packet forwarding pipelines, execution phase, logic levels, multiplier pipelines, forwarding pipelines, IEEE 754 binary floating point compatibility, pipeline arithmetic, data dependent operations |
77 | Jeremy Sugerman, Kayvon Fatahalian, Solomon Boulos, Kurt Akeley, Pat Hanrahan |
GRAMPS: A programming model for graphics pipelines. |
ACM Trans. Graph. |
2009 |
DBLP DOI BibTeX RDF |
parallel programming, GPUs, stream computing, many-core architectures, Graphics pipelines |
68 | Christopher W. Milner, Jack W. Davidson |
Quick piping: a fast, high-level model for describing processor pipelines. |
LCTES-SCOPES |
2002 |
DBLP DOI BibTeX RDF |
embedded systems, pipelines, modeling of computer architecture |
67 | Hans M. Jacobson, Prabhakar Kudva, Pradip Bose, Peter W. Cook, Stanley Schuster |
Synchronous Interlocked Pipelines. |
ASYNC |
2002 |
DBLP DOI BibTeX RDF |
progressive stalls, synchronous, Pipeline, asynchronous, clock gating, elastic, interlocked |
59 | Montek Singh, Steven M. Nowick |
High-Throughput Asynchronous Pipelines for Fine-Grain Dynamic Datapaths. |
ASYNC |
2000 |
DBLP DOI BibTeX RDF |
fine-grain pipelining, VLSI, pipelines, asynchronous, dynamic logic, FIFO, high-throughput, digital design |
59 | Ronald D. Williams, Brian D. Kuebert |
Reconfigurable Pipelines in VLIW Execution Units. |
FCCM |
1999 |
DBLP DOI BibTeX RDF |
very long instruction word, pipelines, reconfigurable computing |
58 | Weirong Jiang, Viktor K. Prasanna |
Parallel IP lookup using multiple SRAM-based pipelines. |
IPDPS |
2008 |
DBLP DOI BibTeX RDF |
|
58 | Gennette Gill, Ankur Agiwal, Montek Singh, Feng Shi 0010, Yiorgos Makris |
Low-Overhead Testing of Delay Faults in High-Speed Asynchronous Pipelines. |
ASYNC |
2006 |
DBLP DOI BibTeX RDF |
|
58 | Eric Sprangle, Doug Carmean |
Increasing Processor Performance by Implementing Deeper Pipelines. |
ISCA |
2002 |
DBLP DOI BibTeX RDF |
Pipeline depth, Pipeline |
50 | Tevfik Kosar, George Kola, Miron Livny |
Data pipelines: enabling large scale multi-protocol data transfers. |
Middleware for Grid Computing |
2004 |
DBLP DOI BibTeX RDF |
data pipelines, fault-tolerance, distributed systems, grid, replication, mass storage systems, bulk data transfers |
49 | Montek Singh, Steven M. Nowick |
The Design of High-Performance Dynamic Asynchronous Pipelines: Lookahead Style. |
IEEE Trans. Very Large Scale Integr. Syst. |
2007 |
DBLP DOI BibTeX RDF |
|
49 | Feng Shi 0010, Yiorgos Makris |
A Transistor-Level Test Strategy for C^2MOS MOUSETRAP Asynchronous Pipelines. |
ASYNC |
2006 |
DBLP DOI BibTeX RDF |
|
49 | Rajit Manohar, Clinton Kelly IV, John Teifel, David Fang, David Biermann |
Energy-Efficient Pipelines. |
ASYNC |
2002 |
DBLP DOI BibTeX RDF |
energy-time metrics, pipeline dynamics, low-power design |
49 | Jakob Engblom, Bengt Jonsson 0001 |
Processor Pipelines and Their Properties for Static WCET Analysis. |
EMSOFT |
2002 |
DBLP DOI BibTeX RDF |
|
46 | Jeffrey S. Simonoff, Carlos E. Restrepo, Rae Zimmerman, Zvia Naphtali |
Analysis of Electrical Power and Oil and Gas Pipeline Failures. |
Critical Infrastructure Protection |
2007 |
DBLP DOI BibTeX RDF |
Electrical power, oil and gas pipelines, count regression models, risk |
45 | Weirong Jiang, Qingbo Wang, Viktor K. Prasanna |
Beyond TCAMs: An SRAM-Based Parallel Multi-Pipeline Architecture for Terabit IP Lookup. |
INFOCOM |
2008 |
DBLP DOI BibTeX RDF |
|
45 | Hashem Hashemi Najaf-abadi |
A procedure for obtaining a behavioral description for the control logic of a non-linear pipeline. |
ASP-DAC |
2004 |
DBLP DOI BibTeX RDF |
|
45 | Yau Chin, John Sheu, David M. Brooks |
Evaluating Techniques for Exploiting Instruction Slack. |
ICCD |
2004 |
DBLP DOI BibTeX RDF |
|
45 | Pierfrancesco Bellini, M. Buonopane, Paolo Nesi |
Assessment of a Flexible Architecture for Distributed Control*. |
Program. Comput. Softw. |
2003 |
DBLP DOI BibTeX RDF |
|
45 | Erik R. Altman, Ramaswamy Govindarajan, Guang R. Gao |
Scheduling and Mapping: Software Pipelining in the Presence of Structural Hazards. |
PLDI |
1995 |
DBLP DOI BibTeX RDF |
|
41 | Martin Fleury, Andy C. Downton, Adrian F. Clark |
Performance Metrics for Embedded Parallel Pipelines. |
IEEE Trans. Parallel Distributed Syst. |
2000 |
DBLP DOI BibTeX RDF |
real-time systems, Performance prediction, order statistics, parallel pipelines |
41 | Bruce R. Childers, Jack W. Davidson |
Architectural Considerations for Application-Specific Counterflow Pipelines. |
ARVLSI |
1999 |
DBLP DOI BibTeX RDF |
Application-specific integrated processors, counterflow pipelines, architectural synthesis |
41 | David A. Kearney, Neil W. Bergmann |
Performance evaluation of asynchronous logic pipelines with data dependent processing delays. |
ASYNC |
1995 |
DBLP DOI BibTeX RDF |
asynchronous logic pipelines, data dependent processing delays, logic stages, data dependent delay, two valued random variable, performance evaluation, performance evaluation, asynchronous circuits, pipeline processing, latches |
40 | Craig Chambers, Ashish Raniwala, Frances Perry, Stephen Adams 0001, Robert R. Henry 0001, Robert Bradshaw, Nathan Weizenbaum |
FlumeJava: easy, efficient data-parallel pipelines. |
PLDI |
2010 |
DBLP DOI BibTeX RDF |
java, mapreduce, data-parallel programming |
40 | Tsung-Te Lai, Tiffany Yu-Han Chen, Hao-Hua Chu, Polly Huang |
PipeProbe: mapping hidden water pipelines. |
SenSys |
2009 |
DBLP DOI BibTeX RDF |
water pipe, accelerometer, pressure sensor |
40 | David Koop, Carlos Eduardo Scheidegger, Steven P. Callahan, Juliana Freire, Cláudio T. Silva |
VisComplete: Automating Suggestions for Visualization Pipelines. |
IEEE Trans. Vis. Comput. Graph. |
2008 |
DBLP DOI BibTeX RDF |
|
40 | Se-gon Roh, Do Wan Kim, Jung-Sub Lee, Hyungpil Moon, Hyouk Ryeol Choi |
Modularized in-pipe robot capable of selective navigation Inside of pipelines. |
IROS |
2008 |
DBLP DOI BibTeX RDF |
|
40 | Montek Singh, Steven M. Nowick |
The Design of High-Performance Dynamic Asynchronous Pipelines: High-Capacity Style. |
IEEE Trans. Very Large Scale Integr. Syst. |
2007 |
DBLP DOI BibTeX RDF |
|
40 | Gerhard Lienhart, Andreas Kugel, Reinhard Männer |
Rapid development of high performance floating-point pipelines for scientific simulation. |
IPDPS |
2006 |
DBLP DOI BibTeX RDF |
|
40 | Y. Du, Sisi Zlatanova |
An Approach for 3D Visualization of Pipelines. |
3D-GIS |
2006 |
DBLP DOI BibTeX RDF |
|
40 | Sunan Tugsinavisut, Youpyo Hong, Daewook Kim, Kyeounsoo Kim, Peter A. Beerel |
Efficient asynchronous bundled-data pipelines for DCT matrix-vector multiplication. |
IEEE Trans. Very Large Scale Integr. Syst. |
2005 |
DBLP DOI BibTeX RDF |
|
40 | Rong Hu, Hao Ye, Guizeng Wang, Chen Lu |
Leak detection in pipelines based on PCA. |
ICARCV |
2004 |
DBLP DOI BibTeX RDF |
|
40 | Heather Quinn, Laurie A. Smith King, Miriam Leeser, Waleed Meleis |
Runtime Assignment of Reconfigurable Hardware Components for Image Processing Pipelines. |
FCCM |
2003 |
DBLP DOI BibTeX RDF |
|
40 | Rahul Sukthankar, Antoine Brusseau, Ray Pelletier, Robert G. Stockton |
JGram: Rapid Development of Multi-Agent Pipelines for Real-World Tasks. |
ASA/MA |
1999 |
DBLP DOI BibTeX RDF |
|
37 | Markus Weinhardt, Wayne Luk |
Pipeline Vectorization for Reconfigurable Systems. |
FCCM |
1999 |
DBLP DOI BibTeX RDF |
hardware pipelines, FPGAs, reconfigurable computing, vectorization, loop transformations |
37 | James O. Bondi, Ashwini K. Nanda, Simonjit Dutta |
Integrating a Misprediction Recovery Cache (MRC) into a Superscalar Pipeline. |
MICRO |
1996 |
DBLP DOI BibTeX RDF |
branch target buffer technology, deep pipelines, misprediction recovery cache integration, performance loss, residual misprediction penalty, superscalar pipeline, microprocessor chips, microprocessor designs, CISC, multiple instructions |
36 | David E. Shaw |
Architectures and algorithms for millisecond-scale molecular dynamics simulations of proteins. |
MICRO |
2008 |
DBLP DOI BibTeX RDF |
|
36 | Shengyuan Jiang, Xudong Jiang, Jie Lu, Jianyong Li, Xiangyan Lv |
Research on a Tri-axial Differential-Drive In-Pipe Robot. |
ICIRA (1) |
2008 |
DBLP DOI BibTeX RDF |
in-pipe robot, elbow, differential drive, tri-axial differential mechanism |
36 | Rashad S. Oreifej, Abdelhalim Alsharqawi, Abdel Ejnioui |
Synthesis of Pipelined SRSL Circuits. |
ISVLSI |
2006 |
DBLP DOI BibTeX RDF |
|
36 | Pierfrancesco Bellini, M. Buonopane, M. Montanelli, Paolo Nesi |
Evaluating a Flexible Architecture for Distributed Control. |
ICECCS |
1999 |
DBLP DOI BibTeX RDF |
systems assessment, PCI, CANBUS, performance evaluation, Communication, distributed control, CNC, fieldbus, numerical control |
36 | Hai Zhao, Nicole Marie Sabine, Edwin Hsing-Mean Sha |
Improving self-timed pipeline ring performance through the addition of buffer loops. |
Great Lakes Symposium on VLSI |
1995 |
DBLP DOI BibTeX RDF |
buffer circuits, self-timed pipeline ring performance, buffer loops, communication scheme, communication delay reduction, data communication delay, pace handshaking overhead, initial system configuration, performance evaluation, delays, timing, logic design, asynchronous circuits, pipeline processing |
36 | Krishna V. Palem, Barbara B. Simons |
Scheduling Time-Critical Instructions on RISC Machines. |
ACM Trans. Program. Lang. Syst. |
1993 |
DBLP DOI BibTeX RDF |
RISC machine scheduling, NP-complete, latency, compiler optimization, register allocation, greedy algorithm, instruction scheduling, deadline, RISC, pipeline processor |
32 | Steven M. Nowick, Montek Singh |
High-Performance Asynchronous Pipelines: An Overview. |
IEEE Des. Test Comput. |
2011 |
DBLP DOI BibTeX RDF |
elastic circuits, latch controllers, pipelines, asynchronous, dynamic logic, design and test, micropipelines |
32 | Smitha Shyam, Kypros Constantinides, Sujay Phadke, Valeria Bertacco, Todd M. Austin |
Ultra low-cost defect protection for microprocessor pipelines. |
ASPLOS |
2006 |
DBLP DOI BibTeX RDF |
defect-protection, reliability, pipelines, low-cost |
32 | Bruce R. Childers, Jack W. Davidson |
Custom Wide Counterflow Pipelines for High-Performance Embedded Applications. |
IEEE Trans. Computers |
2004 |
DBLP DOI BibTeX RDF |
Counterflow pipelines, automatic architectural synthesis, application-specific processors |
32 | Recep O. Ozdag, Peter A. Beerel |
High-Speed QDI Asynchronous Pipelines. |
ASYNC |
2002 |
DBLP DOI BibTeX RDF |
conditional split, conditional join, QDI, pipelines, asynchronous, dynamic logic, joins, non-linear, fine-grain, micropipelines, forks |
32 | Weiping Shi, Ming-Feng Chang, W. Kent Fuchs |
Harvest Rate of Reconfigurable Pipelines. |
IEEE Trans. Computers |
1996 |
DBLP DOI BibTeX RDF |
Harvest rate, pipelines, yield, random graphs, defect tolerance, percolation, reconfigurable arrays |
32 | Lionel M. Ni, Kai Hwang 0001 |
Vector-Reduction Techniques for Arithmetic Pipelines. |
IEEE Trans. Computers |
1985 |
DBLP DOI BibTeX RDF |
Arithmetic pipelines, multiple vector processing, vector reduction, matrix algebra, VLSI architecture, interleaving |
31 | Masa-Aki Fukase, Atsuko Yokoyama, Tomoaki Sato |
A ubiquitous processor embedded with progressive cipher pipelines. |
ACM Great Lakes Symposium on VLSI |
2009 |
DBLP DOI BibTeX RDF |
hardware cryptography, random number addressing, single chip processor, pipeline, ubiquitous |
31 | Hoon Lim, Jae Youn Choi, Young Sik Kwon, Eui-Jung Jung, Byung-Ju Yi |
SLAM in indoor pipelines with 15mm diameter. |
ICRA |
2008 |
DBLP DOI BibTeX RDF |
|
31 | Qishi Wu, Yi Gu, Mengxia Zhu, Nageswara S. V. Rao |
Optimizing network performance of computing pipelines in distributed environments. |
IPDPS |
2008 |
DBLP DOI BibTeX RDF |
|
31 | Weirong Jiang, Viktor K. Prasanna |
Multi-terabit ip lookup using parallel bidirectional pipelines. |
Conf. Computing Frontiers |
2008 |
DBLP DOI BibTeX RDF |
ip lookup, terabit, pipeline, sram, bidirectional |
31 | Zhigang Yang, Wen Gao 0001, Yan Liu 0014, Debin Zhao |
Software Pipelines Design for Variable Block-Size Motion Estimation with Large Search Range. |
ICIP (5) |
2007 |
DBLP DOI BibTeX RDF |
|
31 | Pekka Jääskeläinen, Vladimír Guzma, Jarmo Takala |
Resource Conflict Detection in Simulation of Function Unit Pipelines. |
SAMOS |
2007 |
DBLP DOI BibTeX RDF |
|
31 | Andrew Havlir, David Z. Pan |
Simultaneous Statistical Delay and Slew Optimization for Interconnect Pipelines. |
ISQED |
2006 |
DBLP DOI BibTeX RDF |
|
31 | Jeni Tennison |
Processing XML documents with pipelines. |
ACM Symposium on Document Engineering |
2006 |
DBLP DOI BibTeX RDF |
XML, pipeline, transformation, processing |
31 | Valentin Gies, Thierry M. Bernard, Alain Mérigot |
Convergent micro-pipelines: a versatile operator for mixed asynchronous-synchronous computations. |
ISCAS (5) |
2005 |
DBLP DOI BibTeX RDF |
|
31 | Lior Shamir, Robert J. Nemiroff |
Using Fuzzy Logic for Automatic Analysis of Astronomical Pipelines. |
FSKD (2) |
2005 |
DBLP DOI BibTeX RDF |
|
31 | Peggy B. McGee, Steven M. Nowick |
A lattice-based framework for the classification and design of asynchronous pipelines. |
DAC |
2005 |
DBLP DOI BibTeX RDF |
protocols, framework, pipeline, asynchronous, digital design |
31 | Mark A. Franklin, Vinayak Joshi |
SimplePipe: A Simulation Tool for Task Allocation and Design of Processor Pipelines with Application to Network Processors. |
MASCOTS |
2004 |
DBLP DOI BibTeX RDF |
|
31 | Christian Jacobi 0002 |
Formal Verification of Complex Out-of-Order Pipelines by Combining Model-Checking and Theorem-Proving. |
CAV |
2002 |
DBLP DOI BibTeX RDF |
|
31 | Recep O. Ozdag, Peter A. Beerel, Montek Singh, Steven M. Nowick |
High-Speed Non-Linear Asynchronous Pipelines. |
DATE |
2002 |
DBLP DOI BibTeX RDF |
|
31 | Oliver Hauck, A. Katoch, Sorin A. Huss |
VLSI System Design Using Asynchronous Wave Pipelines: A 0.35?m CMOS 1.5 GHz Elliptic Curve Public Key Cryptosystem Chip. |
ASYNC |
2000 |
DBLP DOI BibTeX RDF |
|
31 | Gang Qu 0001, Darko Kirovski, Miodrag Potkonjak, Mani B. Srivastava |
Energy minimization of system pipelines using multiple voltages. |
ISCAS (1) |
1999 |
DBLP DOI BibTeX RDF |
|
31 | Sam Siewert, Marty Humphrey |
A Real-Time Execution Performance Agent Interface to Parametrically Controlled In-Kernel Pipelines. |
IEEE Real Time Technology and Applications Symposium |
1997 |
DBLP DOI BibTeX RDF |
|
31 | Jack S. Walicki, John D. Laughlin |
Operation scheduling in reconfigurable, multifunction pipelines. |
MICRO |
1987 |
DBLP DOI BibTeX RDF |
|
28 | Eriko Nurvitadhi, James C. Hoe, Shih-Lien Lu, Timothy Kam |
Automatic multithreaded pipeline synthesis from transactional datapath specifications. |
DAC |
2010 |
DBLP DOI BibTeX RDF |
automatic pipelining, datapath specification, design exploration of x86 processor pipelines, multithreading, hardware synthesis |
28 | Ian Gorton, Adam Wynne, Justin Almquist, Jack Chatterton |
The MeDICi Integration Framework: A Platform for High Performance Data Streaming Applications. |
WICSA |
2008 |
DBLP DOI BibTeX RDF |
integration, pipelines, component model |
28 | Xiuli Sun, Jinzhao Wu, Xiaoyu Song, Mila E. Majster-Cederbaum |
Formal Specification of an Asynchronous Processor via Action Refinement. |
MTV |
2004 |
DBLP DOI BibTeX RDF |
pipelines, microprocessors, asynchronous circuits, Action refinement |
28 | Haitham Akkary, Srikanth T. Srinivasan, Konrad Lai |
Recycling waste: exploiting wrong-path execution to improve branch prediction. |
ICS |
2003 |
DBLP DOI BibTeX RDF |
deep pipelines, branch prediction, instruction reuse |
28 | Naveen Kumar Polapally, Raghu Machiraju, Dhabaleswar K. Panda 0001 |
Feature estimation for efficient streaming. |
VolVis |
2002 |
DBLP DOI BibTeX RDF |
footprint estimation, visualization pipelines, data streaming, parallel implementations, multiresolution methods |
28 | Asger Munk Nielsen, David W. Matula, Chung Nan Lyu, Guy Even |
Pipelined Packet-Forwarding Floating Point: II. An Adder. |
IEEE Symposium on Computer Arithmetic |
1997 |
DBLP DOI BibTeX RDF |
pipelined packet forwarding floating point, floating point addition algorithm, adder pipeline design, packet forwarding pipeline paradigm, data hazards, deeply pipelined floating point pipelines, four stage execution phase pipeline, short clock period, fifteen logic levels, addition algorithm, standard binary floating point format, standard IEEE 754 rounded result, two cycle latency, cooperating multiplier pipeline, packet forwarding operand, IEEE 754 binary floating point compatibility, pipeline arithmetic |
28 | Georg Färber, Franz Fischer, Thomas Kolloch, Annette Muth |
Improving processor utilization with a task classification model based application specific hard real-time architecture. |
RTCSA |
1997 |
DBLP DOI BibTeX RDF |
task classification model, application specific hard real-time architecture, real-time architecture, target architecture framework, tightly coupled heterogeneous multiprocessor system, rapid prototyping platform, caches, pipelines, microprocessors, templates, schedulability analysis, execution times, software prototyping, hard real time systems, processor utilization |
28 | Carl Ebeling, Darren C. Cronquist, Paul Franklin |
Configurable computing: the catalyst for high-performance architectures. |
ASAP |
1997 |
DBLP DOI BibTeX RDF |
high-performance architectures, cost-performance, application-specific computation pipelines, static configuration, FPGAs, computational complexity, computer architectures, configurable computing, dynamic control, RaPiD, application-specific hardware |
28 | Harsha Sathyamurthy, Sachin S. Sapatnekar, John P. Fishburn |
Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization. |
ICCAD |
1995 |
DBLP DOI BibTeX RDF |
acyclic pipelines, area-delay tradeoff, clock skew optimization, cycle-borrowing, logic design, combinational circuits, logic CAD, pipeline processing, circuit CAD, circuit optimisation, gate sizing, logic gates, pipelined circuits, timing specifications |
28 | Yih-Farn Chen, Glenn S. Fowler, Eleftherios Koutsofios, Ryan S. Wallach |
Ciao: a graphical navigator for software and document repositories. |
ICSM |
1995 |
DBLP DOI BibTeX RDF |
Ciao, graphical navigator, document repositories, maintenance task, virtual database pipelines, structural connections, source document collection, Aero architecture style, entity-relationship databases, directed attributed graphs, graph analysis operators, presentation filters, graph views, source views, information retrieval, database, reverse engineering, query processing, software maintenance, browsing, directed graphs, data visualisation, programmers, entity-relationship modelling, software repositories, database queries, software documents, relational views |
28 | Michael Golden, Trevor N. Mudge |
A comparison of two pipeline organizations. |
MICRO |
1994 |
DBLP DOI BibTeX RDF |
pipelines, cache memory, RISC, memory system, interlocks |
27 | Dongsoo Kang, Chen Liu 0001, Jean-Luc Gaudiot |
The Impact of Speculative Execution on SMT Processors. |
Int. J. Parallel Program. |
2008 |
DBLP DOI BibTeX RDF |
Speculation control, Simultaneous multithreading, Thread scheduling, Confidence estimator |
27 | Rama Sangireddy, Jatan P. Shah |
Operand-Load-Based Split Pipeline Architecture for High Clock Rate and Commensurable IPC. |
IEEE Trans. Parallel Distributed Syst. |
2008 |
DBLP DOI BibTeX RDF |
|
27 | Jason C. Chen, Shao-Yi Chien |
CRISP: Coarse-Grained Reconfigurable Image Stream Processor for Digital Still Cameras and Camcorders. |
IEEE Trans. Circuits Syst. Video Technol. |
2008 |
DBLP DOI BibTeX RDF |
|
27 | Johannes Jendrsczok, Patrick Ediger, Rolf Hoffmann |
A scalable configurable architecture for the massively parallel GCA model. |
IPDPS |
2008 |
DBLP DOI BibTeX RDF |
|
27 | Tom Gross, Nicolai Marquardt |
CollaborationBus: An Editor for the Easy Configuration of Ubiquitous Computing Environments. |
PDP |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Allan Hartstein, Thomas R. Puzak |
The optimum pipeline depth considering both power and performance. |
ACM Trans. Archit. Code Optim. |
2004 |
DBLP DOI BibTeX RDF |
Pipeline Depth, Power and Performance, Workload Specificity, Simulation |
27 | Allan Hartstein, Thomas R. Puzak |
Optimum Power/Performance Pipeline Depth. |
MICRO |
2003 |
DBLP DOI BibTeX RDF |
|
27 | Sunan Tugsinavisut, Suwicha Jirayucharoensak, Peter A. Beerel |
An asynchronous pipeline comparisons with application to DCT matrix-vector multiplication. |
ISCAS (5) |
2003 |
DBLP DOI BibTeX RDF |
|
27 | Dong-In Kang, Richard Gerber 0001, Manas Saksena |
Parametric Design Synthesis of Distributed Embedded Systems. |
IEEE Trans. Computers |
2000 |
DBLP DOI BibTeX RDF |
Design synthesis, statistical performance, distributed systems, embedded systems, soft real-time |
27 | Ramaswamy Govindarajan, Erik R. Altman, Guang R. Gao |
A Theory for Software-Hardware Co-Scheduling for ASIPs and Embedded Processors. |
ASAP |
2000 |
DBLP DOI BibTeX RDF |
|
27 | Krishna V. Palem, Barbara B. Simons |
Scheduling Time-Critical Instructions on RISC Machines. |
POPL |
1990 |
DBLP DOI BibTeX RDF |
RISC |
27 | Eric Schnepf |
The Performance of Linear Algebra Subprograms on the Siemens S Series. |
CONPAR |
1990 |
DBLP DOI BibTeX RDF |
|
27 | Desi Rhoden, Chris Wilcox |
Hardware acceleration for Window systems. |
SIGGRAPH |
1989 |
DBLP DOI BibTeX RDF |
|
25 | Davaadorj Battulga |
Contributions à la gestion des pipelines de traitement de flux dans les environnements de fog computing. (Contributions to the management of stream processing pipelines in fog computing environments). |
|
2023 |
RDF |
|
25 | Sumon Biswas, Mohammad Wardat, Hridesh Rajan |
The Art and Practice of Data Science Pipelines: A Comprehensive Study of Data Science Pipelines In Theory, In-The-Small, and In-The-Large. |
ICSE |
2022 |
DBLP DOI BibTeX RDF |
|
25 | Sumon Biswas, Mohammad Wardat, Hridesh Rajan |
The Art and Practice of Data Science Pipelines: A Comprehensive Study of Data Science Pipelines In Theory, In-The-Small, and In-The-Large. |
CoRR |
2021 |
DBLP BibTeX RDF |
|
25 | Priscilla Balestrucci, Katrin Angerbauer, Cristina Morariu, Robin Welsch, Lewis L. Chuang, Daniel Weiskopf, Marc O. Ernst, Michael Sedlmair |
Pipelines Bent, Pipelines Broken: Interdisciplinary Self-Reflection on the Impact of COVID-19 on Current and Future Research (Position Paper). |
BELIV |
2020 |
DBLP DOI BibTeX RDF |
|
25 | Konstantinos Mantzoukas |
Runtime monitoring of security SLAs for big data pipelines: design implementation and evaluation of a framework for monitoring security SLAs in big data pipelines with the assistance of run-time code instrumentation. |
|
2020 |
RDF |
|
21 | |
Synchronous Pipelines. |
Encyclopedia of Database Systems |
2009 |
DBLP DOI BibTeX RDF |
|
21 | Daniel Zinn, Shawn Bowers, Timothy M. McPhillips, Bertram Ludäscher |
X-CSR: Dataflow Optimization for Distributed XML Process Pipelines. |
ICDE |
2009 |
DBLP DOI BibTeX RDF |
|
21 | Eric Wohlstadter, Peng Li, Brett Cannon |
Web Service Mashup Middleware with Partitioning of XML Pipelines. |
ICWS |
2009 |
DBLP DOI BibTeX RDF |
|
21 | Daniele Ravì, Tony Meccio, Giuseppe Messina, Mirko Guarnera |
JBIG for Printer Pipelines: A Compression Test. |
CCIW |
2009 |
DBLP DOI BibTeX RDF |
|
21 | Praveen Jayachandran, Tarek F. Abdelzaher |
Delay composition in preemptive and non-preemptive real-time pipelines. |
Real Time Syst. |
2008 |
DBLP DOI BibTeX RDF |
Pipelined distributed systems, Delay composition, Schedulability, End-to-end delay |
Displaying result #1 - #100 of 2403 (100 per page; Change: ) Pages: [ 1][ 2][ 3][ 4][ 5][ 6][ 7][ 8][ 9][ 10][ >>] |
|