|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 545 occurrences of 426 keywords
|
|
|
Results
Found 462 publication records. Showing 462 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
84 | Hao Zhang 0009, Dongrui Fan |
Simplified Multi-Ported Cache in High Performance Processor. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE NAS ![In: International Conference on Networking, Architecture, and Storage, NAS 2007, 29-31 July 2007, Guilin, China, pp. 9-14, 2007, IEEE Computer Society, 0-7695-2927-5. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
65 | Charles Eric LaForest, J. Gregory Steffan |
Efficient multi-ported memories for FPGAs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPGA ![In: Proceedings of the ACM/SIGDA 18th International Symposium on Field Programmable Gate Arrays, FPGA 2010, Monterey, California, USA, February 21-23, 2010, pp. 41-50, 2010, ACM, 978-1-60558-911-4. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
fpga, parallel, memory, multi-port |
65 | Kathryn Bassin, Padmanabhan Santhanam |
Managing the Maintenance of Ported, Outsourced, and Legacy Software via Orthogonal Defect Classification. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICSM ![In: 2001 International Conference on Software Maintenance, ICSM 2001, Florence, Italy, November 6-10, 2001, pp. 726-, 2001, IEEE Computer Society, 0-7695-1189-9. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
ODC, testing, maintenance, outsourced, ported, software evaluation, defect analysis, legacy |
59 | Kenneth M. Wilson, Kunle Olukotun |
High Bandwidth On-Chip Cache Design. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 50(4), pp. 292-307, 2001. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
Dynamic superscalar, banked cache, dual-ported cache, SPEC95, memory bandwidth |
55 | Aneesh Aggarwal, Manoj Franklin |
Energy Efficient Asymmetrically Ported Register Files. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCD ![In: 21st International Conference on Computer Design (ICCD 2003),VLSI in Computers and Processors, 13-15 October 2003, San Jose, CA, USA, Proceedings, pp. 2-7, 2003, IEEE Computer Society, 0-7695-2025-1. The full citation details ...](Pics/full.jpeg) |
2003 |
DBLP DOI BibTeX RDF |
|
55 | Khoan Truong |
A Simple Built-In Self Test For Dual Ported SRAMs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MTDT ![In: 8th IEEE International Workshop on Memory Technology, Design, and Testing (MTDT 2000), 7-8 August 2000, San Jose, CA, USA, pp. 79-84, 2000, IEEE Computer Society, 0-7695-0689-5. The full citation details ...](Pics/full.jpeg) |
2000 |
DBLP DOI BibTeX RDF |
|
49 | Todd M. Austin, Gurindar S. Sohi |
High-Bandwidth Address Translation for Multiple-Issue Processors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCA ![In: Proceedings of the 23rd Annual International Symposium on Computer Architecture, Philadelphia, PA, USA, May 22-24, 1996, pp. 158-167, 1996, ACM, 0-89791-786-3. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
|
45 | Bernard Marechal, P. H. Rausch Bello, Diego Moreira de Araujo Carvalho, Rafael Mayo 0001 |
Applications ported to the EELA e-Infrastructure. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CCGRID ![In: Seventh IEEE International Symposium on Cluster Computing and the Grid (CCGrid 2007), 14-17 May 2007, Rio de Janeiro, Brazil, pp. 852-857, 2007, IEEE Computer Society, 0-7695-2833-3. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
39 | Mark Hennessy, James F. Power |
Ensuring behavioural equivalence in test-driven porting. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CASCON ![In: Proceedings of the 2006 conference of the Centre for Advanced Studies on Collaborative Research, October 16-19, 2006, Toronto, Ontario, Canada, pp. 377, 2006, IBM. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
39 | Kenneth M. Wilson, Kunle Olukotun, Mendel Rosenblum |
Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCA ![In: Proceedings of the 23rd Annual International Symposium on Computer Architecture, Philadelphia, PA, USA, May 22-24, 1996, pp. 147-157, 1996, ACM, 0-89791-786-3. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
|
39 | Marc Tremblay, Bill Joy 0001, Ken Shin |
A three dimensional register file for superscalar processors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
HICSS (1) ![In: 28th Annual Hawaii International Conference on System Sciences (HICSS-28), January 3-6, 1995, Kihei, Maui, Hawaii, USA, pp. 191-201, 1995, IEEE Computer Society, 0-8186-6945-4. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
three dimensional register file, datapath component, three-scalar machine, 3D Register File, multiple planes, extra register sets, microtask switching, data array, ported register file, flat register file, bus lines, large buffer, simulations, performance evaluation, data structures, memory architecture, superscalar processors, file organisation, registers, access time, microcomputers, cycle time, real time tasks, superscalar microprocessor, superscalar microprocessors, register windows |
35 | Ge Zhang, Xu Yang, Yiwei Zhang |
Architecture Level Energy Modeling and Optimization for Multi-Ported Giga-Hz Physical Register File. ![Search on Bibsonomy](Pics/bibsonomy.png) |
NAS ![In: International Conference on Networking, Architecture, and Storage, NAS 2009, 9-11 July 2009, Zhang Jia Jie, Hunan, China, pp. 386-391, 2009, IEEE Computer Society, 978-0-7695-3741-2. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
|
35 | Mazen A. R. Saghir, Rawan Naous |
A Configurable Multi-ported Register File Architecture for Soft Processor Cores. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ARC ![In: Reconfigurable Computing: Architectures, Tools and Applications, Third International Workshop, ARC 2007, Mangaratiba, Brazil, March 27-29, 2007., pp. 14-25, 2007, Springer, 978-3-540-71430-9. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
35 | Takeshi Kumaki, Y. Kouno, Masakatsu Ishizaki, Tetsushi Koide, Hans Jürgen Mattausch |
Application of Multi-ported CAM for Parallel Coding. ![Search on Bibsonomy](Pics/bibsonomy.png) |
APCCAS ![In: IEEE Asia Pacific Conference on Circuits and Systems 2006, APCCAS 2006, Singapore, 4-7 December 2006, pp. 1859-1862, 2006, IEEE, 1-4244-0387-1. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
35 | Kavel M. Büyüksahin, Priyadarsan Patra, Farid N. Najm |
ESTIMA: an architectural-level power estimator for multi-ported pipelined register files. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISLPED ![In: Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003, Seoul, Korea, August 25-27, 2003, pp. 294-297, 2003, ACM, 1-58113-682-X. The full citation details ...](Pics/full.jpeg) |
2003 |
DBLP DOI BibTeX RDF |
power estimation, register files, area estimation |
35 | Yuh-Shyan Chen, Che-Yi Chen, Yu-Chee Tseng |
Multi-node Broadcasting in All-Ported 3-D Wormhole-Routed Torus Using Aggregation-then-Distribution Strategy. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISHPC ![In: High Performance Computing, Third International Symposium, ISHPC 2000, Tokyo, Japan, October 16-18, 2000. Proceedings, pp. 284-291, 2000, Springer, 3-540-41128-3. The full citation details ...](Pics/full.jpeg) |
2000 |
DBLP DOI BibTeX RDF |
|
29 | Sandeep Sirsi, Aneesh Aggarwal |
Exploring the Limits of Port Reduction in Centralized Register Files. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI Design ![In: VLSI Design 2009: Improving Productivity through Higher Abstraction, The 22nd International Conference on VLSI Design, New Delhi, India, 5-9 January 2009, pp. 535-540, 2009, IEEE Computer Society, 978-0-7695-3506-7. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
|
29 | Praveen Raghavan, Andy Lambrechts, Murali Jayapala, Francky Catthoor, Diederik Verkest, Henk Corporaal |
Very wide register: an asymmetric register file organization for low power embedded processors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DATE ![In: 2007 Design, Automation and Test in Europe Conference and Exposition, DATE 2007, Nice, France, April 16-20, 2007, pp. 1066-1071, 2007, EDA Consortium, San Jose, CA, USA, 978-3-9810801-2-4. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
29 | Yixin Shi, Gyungho Lee |
Dynamic Partition of Memory Reference Instructions - A Register Guided Approach. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Euro-Par ![In: Euro-Par 2005, Parallel Processing, 11th International Euro-Par Conference, Lisbon, Portugal, August 30 - September 2, 2005, Proceedings, pp. 508-518, 2005, Springer, 3-540-28700-0. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
29 | Anupam Bhide, E. N. Elnozahy, Stephen P. Morgan, A. Siegel |
A comparison of two approaches to build reliable distributed file servers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICDCS ![In: 10th International Conference on Distributed Computing Systems (ICDCS 1991), May 20-24, 1991, Arlington, Texas, USA, pp. 616-623, 1991, IEEE Computer Society, 0-8186-2144-3. The full citation details ...](Pics/full.jpeg) |
1991 |
DBLP DOI BibTeX RDF |
|
29 | Hsien-Hsin S. Lee, Chinnakrishnan S. Ballapuram |
Energy efficient D-TLB and data cache using semantic-aware multilateral partitioning. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISLPED ![In: Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003, Seoul, Korea, August 25-27, 2003, pp. 306-311, 2003, ACM, 1-58113-682-X. The full citation details ...](Pics/full.jpeg) |
2003 |
DBLP DOI BibTeX RDF |
low-power TLB, multi-ported memory structures, energy optimization, low-power cache |
25 | Ryota Yasudo, Koji Nakano, Michihiro Koibuchi, Hiroki Matsutani, Hideharu Amano |
Designing low-diameter interconnection networks with multi-ported host-switch graphs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Concurr. Comput. Pract. Exp. ![In: Concurr. Comput. Pract. Exp. 35(11), 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
25 | Hanan Marinberg, Esteban Garzón, Tzachi Noy, Marco Lanuzza, Adam Teman |
Efficient Implementation of Many-Ported Memories by Using Standard-Cell Memory Approach. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Access ![In: IEEE Access 11, pp. 94885-94897, 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
25 | Chia-Chen Yen, Mi-Yen Yeh, Ming-Syan Chen |
Integrated Multi-Ported Memory Distribution for Temporal-Multiplexing Workloads on FPGAs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICFPT ![In: International Conference on Field Programmable Technology, ICFPT 2023, Yokohama, Japan, December 12-14, 2023, pp. 209-216, 2023, IEEE, 979-8-3503-5911-4. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
25 | Mohammad Zubair, Aaron Walden, Gabriel Nastac, Eric J. Nielsen, Christoph Bauinger, Xiao Zhu 0002 |
Optimization of Ported CFD Kernels on Intel Data Center GPU Max 1550 using oneAPI ESIMD. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SC Workshops ![In: Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis, SC-W 2023, Denver, CO, USA, November 12-17, 2023, pp. 1705-1712, 2023, ACM. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
25 | Hao Luan, Yu Yao, Chang Huang |
A Many-ported and Shared Memory Architecture for High-Performance ADAS SoCs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/2209.05731, 2022. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
25 | Hao Luan, Yu Yao, Chang Huang |
A Many-Ported and Shared Memory Architecture for High-Performance ADAS SoCs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Des. Test ![In: IEEE Des. Test 39(6), pp. 5-15, 2022. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
25 | Mufan Xiang, Yongjian Li, Sijun Tan, Yongxin Zhao, Yiwei Chi |
Parameterized Design and Formal Verification of Multi-ported Memory. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICECCS ![In: 26th International Conference on Engineering of Complex Computer Systems, ICECCS 2022, Hiroshima, Japan, March 26-30, 2022, pp. 33-41, 2022, IEEE, 978-1-6654-0162-3. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
25 | S. Navid Shahrouzi, Arkan Alkamil, Darshika G. Perera |
Towards Composing Optimized Bi-Directional Multi-Ported Memories for Next-Generation FPGAs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Access ![In: IEEE Access 8, pp. 91531-91545, 2020. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
25 | Jesper Larsson Träff |
k-ported vs. k-lane Broadcast, Scatter, and Alltoall Algorithms. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/2008.12144, 2020. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP BibTeX RDF |
|
25 | Hao Luan, Alan Gatherer |
Combinatorics and Geometry for the Many-ported, Distributed and Shared Memory Architecture. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/2010.08667, 2020. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP BibTeX RDF |
|
25 | Hao Luan, Alan Gatherer |
Combinatorics and Geometry for the Many-ported, Distributed and Shared Memory Architecture. ![Search on Bibsonomy](Pics/bibsonomy.png) |
NOCS ![In: 14th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2020, Hamburg, Germany, September 24-25, 2020, pp. 1-6, 2020, IEEE, 978-1-7281-8847-8. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
25 | Bo-Ya Chen, Bo-En Chen, Bo-Cheng Lai |
Efficient Write Scheme for Algorithm-Based Multi-Ported Memory. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI-DAT ![In: International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019, Hsinchu, Taiwan, April 22-25, 2019, pp. 1-4, 2019, IEEE, 978-1-7281-0655-7. The full citation details ...](Pics/full.jpeg) |
2019 |
DBLP DOI BibTeX RDF |
|
25 | Janusz Jaworski, Waldemar Karwowski, Marian Rusek |
Microservice-Based Cloud Application Ported to Unikernels: Performance Comparison of Different Technologies. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISAT (1) ![In: Information Systems Architecture and Technology: Proceedings of 40th Anniversary International Conference on Information Systems Architecture and Technology - ISAT 2019 - Part I, Wrocław, Poland, 15-17 September, 2019., pp. 255-264, 2019, Springer, 978-3-030-30439-3. The full citation details ...](Pics/full.jpeg) |
2019 |
DBLP DOI BibTeX RDF |
|
25 | S. Navid Shahrouzi, Darshika G. Perera |
Optimized Counter-Based Multi-Ported Memory Architectures for Next-Generation FPGAs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SoCC ![In: 31st IEEE International System-on-Chip Conference, SOCC 2018, Arlington, VA, USA, September 4-7, 2018, pp. 106-111, 2018, IEEE, 978-1-5386-1491-4. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
25 | S. Navid Shahrouzi, Darshika G. Perera |
An efficient embedded multi-ported memory architecture for next-generation FPGAs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASAP ![In: 28th IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2017, Seattle, WA, USA, July 10-12, 2017, pp. 83-90, 2017, IEEE Computer Society, 978-1-5090-4825-0. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP DOI BibTeX RDF |
|
25 | Sungkwan Ku, Elliott Forbes, Rangeen Basu Roy Chowdhury, Eric Rotenberg |
A case for standard-cell based RAMs in highly-ported superscalar processor structures. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISQED ![In: 18th International Symposium on Quality Electronic Design, ISQED 2017, Santa Clara, CA, USA, March 14-15, 2017, pp. 131-137, 2017, IEEE, 978-1-5090-5404-6. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP DOI BibTeX RDF |
|
25 | Ameer M. S. Abdelhadi, Guy G. F. Lemieux |
A Multi-ported Memory Compiler Utilizing True Dual-Port BRAMs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FCCM ![In: 24th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2016, Washington, DC, USA, May 1-3, 2016, pp. 140-147, 2016, IEEE Computer Society, 978-1-5090-2356-1. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP DOI BibTeX RDF |
|
25 | Dilip Bhavsar, Michael Lohmiller, Pankaj Pant |
Lateral coupling faults in multi-ported register files and methods for their testing. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VTS ![In: 34th IEEE VLSI Test Symposium, VTS 2016, Las Vegas, NV, USA, April 25-27, 2016, pp. 1-6, 2016, IEEE Computer Society, 978-1-4673-8454-4. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP DOI BibTeX RDF |
|
25 | Akshata Anil Muddebihal, Carla Purdy |
Design and implementation of area efficient multi-ported memories with write conflict resolution. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MWSCAS ![In: IEEE 58th International Midwest Symposium on Circuits and Systems, MWSCAS 2015, Fort Collins, CO, USA, August 2-5, 2015, pp. 1-4, 2015, IEEE, 978-1-4673-6558-1. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
25 | Joost Hoozemans, Jens Johansen, Jeroen van Straten, Anthony Brandon, Stephan Wong |
Multiple contexts in a multi-ported VLIW register file implementation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ReConFig ![In: International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015, Riviera Maya, Mexico, December 7-9, 2015, pp. 1-6, 2015, IEEE, 978-1-4673-9406-2. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
25 | Jiun-Liang Lin, Bo-Cheng Charles Lai |
BRAM efficient multi-ported memory on FPGA. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI-DAT ![In: VLSI Design, Automation and Test, VLSI-DAT 2015, Hsinchu, Taiwan, April 27-29, 2015, pp. 1-4, 2015, IEEE, 978-1-4799-6275-4. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
25 | Charles Eric LaForest, Zimo Li, Tristan O'rourke, Ming G. Liu, J. Gregory Steffan |
Composing Multi-Ported Memories on FPGAs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Trans. Reconfigurable Technol. Syst. ![In: ACM Trans. Reconfigurable Technol. Syst. 7(3), pp. 16:1-16:23, 2014. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
25 | Ameer Abdelhadi, Guy G. F. Lemieux |
Modular multi-ported SRAM-based memories. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPGA ![In: The 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '14, Monterey, CA, USA - February 26 - 28, 2014, pp. 35-44, 2014, ACM, 978-1-4503-2671-1. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
25 | Igor Loi, Luca Benini |
A multi banked - Multi ported - Non blocking shared L2 cache for MPSoC platforms. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DATE ![In: Design, Automation & Test in Europe Conference & Exhibition, DATE 2014, Dresden, Germany, March 24-28, 2014, pp. 1-6, 2014, European Design and Automation Association, 978-3-9815370-2-4. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
25 | Eckhard Bick |
ML-Optimization of Ported Constraint Grammars. ![Search on Bibsonomy](Pics/bibsonomy.png) |
LREC ![In: Proceedings of the Ninth International Conference on Language Resources and Evaluation, LREC 2014, Reykjavik, Iceland, May 26-31, 2014., pp. 4483-4487, 2014, European Language Resources Association (ELRA). The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP BibTeX RDF |
|
25 | Stephen Richardson, Ofer Shacham, Dejan Markovic, Mark Horowitz |
An area-efficient minimum-time FFT schedule using single-ported memory. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI-SoC ![In: 21st IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC 2013, Istanbul, Turkey, October 7-9, 2013, pp. 39-44, 2013, IEEE, 978-1-4799-0522-5. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
25 | Baishakhi Ray, Miryung Kim, Suzette Person, Neha Rungta |
Detecting and characterizing semantic inconsistencies in ported code. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASE ![In: 2013 28th IEEE/ACM International Conference on Automated Software Engineering, ASE 2013, Silicon Valley, CA, USA, November 11-15, 2013, pp. 367-377, 2013, IEEE. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
25 | Jaime Ibar, Gonzalo Ruiz, Ruben Valles, Alfonso Tarancón |
OptiWeb: An Optimization Application for Steel Cutting Industries Ported to the Grid in the Framework of PireGrid Project. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Comput. Informatics ![In: Comput. Informatics 31(1), pp. 161-171, 2012. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
25 | Tim Güneysu |
Using Data Contention in Dual-ported Memories for Security Applications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Signal Process. Syst. ![In: J. Signal Process. Syst. 67(1), pp. 15-29, 2012. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
25 | Charles Eric LaForest, Ming G. Liu, Emma Rae Rapati, J. Gregory Steffan |
Multi-ported memories for FPGAs via XOR. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPGA ![In: Proceedings of the ACM/SIGDA 20th International Symposium on Field Programmable Gate Arrays, FPGA 2012, Monterey, California, USA, February 22-24, 2012, pp. 209-218, 2012, ACM, 978-1-4503-1155-7. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
25 | Alexander Brant, Ameer Abdelhadi, Aaron Severance, Guy G. F. Lemieux |
Pipeline frequency boosting: Hiding dual-ported block RAM latency using intentional clock skew. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPT ![In: 2012 International Conference on Field-Programmable Technology, FPT 2012, Seoul, Korea (South), December 10-12, 2012, pp. 235-238, 2012, IEEE, 978-1-4673-2846-3. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
25 | Vincent Boulos, Vincent Fristot, Dominique Houzet, Luc Salvo, Pierre Lhuissier |
Investigating performance variations of an optimized GPU-ported granulometry algorithm. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DASIP ![In: Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, DASIP 2012, Karlsruhe, Germany, October 23-25, 2012, pp. 1-6, 2012, IEEE, 978-1-4673-2089-4. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP BibTeX RDF |
|
25 | Holger Lange, Thorsten Wink, Andreas Koch 0001 |
MARC II: A parametrized speculative multi-ported memory subsystem for reconfigurable computers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DATE ![In: Design, Automation and Test in Europe, DATE 2011, Grenoble, France, March 14-18, 2011, pp. 1352-1357, 2011, IEEE, 978-1-61284-208-0. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
25 | Tan-Hsiung Ho, Wei-Jen Chen, Shyh-Jong Chung |
A 2-D Amplifying Array Using Multi-Ported Aperture-Coupled Patch Antennas. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEICE Trans. Commun. ![In: IEICE Trans. Commun. 92-B(7), pp. 2461-2467, 2009. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
|
25 | Takeshi Kumaki, Yutaka Kono, Masakatsu Ishizaki, Tetsushi Koide, Hans Jürgen Mattausch |
Scalable FPGA/ASIC Implementation Architecture for Parallel Table-Lookup-Coding Using Multi-Ported Content Addressable Memory. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEICE Trans. Inf. Syst. ![In: IEICE Trans. Inf. Syst. 90-D(1), pp. 346-354, 2007. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
25 | Yuuichirou Ikeda, Masaya Sumita, Makoto Nagata |
Multi-Ported Register File for Reducing the Impact of PVT Variation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEICE Trans. Electron. ![In: IEICE Trans. Electron. 89-C(3), pp. 356-363, 2006. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
25 | Yuh-Shyan Chen, Chao-Yu Chiang, Che-Yi Chen |
Multi-node broadcasting in all-ported 3-D wormhole-routed torus using an aggregation-then-distribution strategy. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Syst. Archit. ![In: J. Syst. Archit. 50(9), pp. 575-589, 2004. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
25 | Tatsuya Abe 0001 |
A Concurrent System of Multi-ported Processes with Causal Dependency. ![Search on Bibsonomy](Pics/bibsonomy.png) |
APLAS ![In: Programming Languages and Systems: Second Asian Symposium, APLAS 2004, Taipei, Taiwan, November 4-6, 2004. Proceedings, pp. 146-162, 2004, Springer, 3-540-23724-0. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
25 | Christos Bouras, Apostolos Gkamas, Anastasios Karaliotas, Dimitris Primpas, Kostas Stamos |
Issues for the Performance Monitoring of an Open Source H.323 Implementation Ported to IPv6-Enabled Networks with QoS Characteristics. ![Search on Bibsonomy](Pics/bibsonomy.png) |
International Conference on Internet Computing ![In: Proceedings of the International Conference on Internet Computing, IC '03, Las Vegas, Nevada, USA, June 23-26, 2003, Volume 2, pp. 765-771, 2003, CSREA Press, 1-932415-01-7. The full citation details ...](Pics/full.jpeg) |
2003 |
DBLP BibTeX RDF |
|
25 | Susan Schreibman |
The Text Ported. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Lit. Linguistic Comput. ![In: Lit. Linguistic Comput. 17(1), pp. 77-87, 2002. The full citation details ...](Pics/full.jpeg) |
2002 |
DBLP DOI BibTeX RDF |
|
25 | Atila Alvandpour, Ram Krishnamurthy 0001, Krishnamurthy Soumyanath, Shekhar Borkar |
A low-leakage dynamic multi-ported register file in 0.13mm CMOS. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISLPED ![In: Proceedings of the 2001 International Symposium on Low Power Electronics and Design, 2001, Huntington Beach, California, USA, 2001, pp. 68-71, 2001, ACM, 1-58113-371-5. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
|
25 | Hyuk-Jun Lee, Albert A. Liddicoat, Michael J. Flynn |
Exploiting Parallelism and Data Locality of Systolic Array Applications using Multi-Ported FPGA. ![Search on Bibsonomy](Pics/bibsonomy.png) |
PDPTA ![In: Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA 2000, June 24-29, 2000, Las Vegas, Nevada, USA, 2000, CSREA Press. The full citation details ...](Pics/full.jpeg) |
2000 |
DBLP BibTeX RDF |
|
25 | Roberto Pomponi, M. Busuoli, P. D'Atanasio, E. Rubino, M. Bandinelli, F. Bessi, Matteo Beccaria, G. Cella, Alberto Ciampa, Giuseppe Curci, Andrea Vicerè |
Validation and Performance Analysis of a Parallel Ported Code for Simulating the Effects of Lightning Strokes on Telecommunication Buildings. ![Search on Bibsonomy](Pics/bibsonomy.png) |
HPCN ![In: High-Performance Computing and Networking, International Conference and Exhibition, HPCN Europe 1997, Vienna, Austria, April 28-30, 1997, Proceedings, pp. 71-83, 1997, Springer, 3-540-62898-3. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
|
25 | Silvia M. Müller, Uzi Vishkin |
Conflict-Free Access to Multiple Single-Ported Register Files. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IPPS ![In: 11th International Parallel Processing Symposium (IPPS '97), 1-5 April 1997, Geneva, Switzerland, Proceedings, pp. 672-678, 1997, IEEE Computer Society, 0-8186-7792-9. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
|
25 | K. V. M. Deva Raju, S. V. Subba Rao, K. V. Srinivasan, K. Visvanathan |
Multichannel real-time data acquisition system using dual ported FIFO buffers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Microprocess. Microsystems ![In: Microprocess. Microsystems 18(2), pp. 101-108, 1994. The full citation details ...](Pics/full.jpeg) |
1994 |
DBLP DOI BibTeX RDF |
|
25 | Andrew Wolfe, Rodney Boleyn |
Two-ported cache alternatives for superscalar processors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MICRO ![In: Proceedings of the 26th Annual International Symposium on Microarchitecture, Austin, Texas, USA, November 1993, pp. 41-48, 1993, ACM / IEEE Computer Society, 0-8186-5280-2. The full citation details ...](Pics/full.jpeg) |
1993 |
DBLP DOI BibTeX RDF |
|
25 | N. Jagadish, J. Mohan Kumar, Lalit M. Patnaik |
An efficient scheme for interprocessor communication using dual-ported RAMs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Micro ![In: IEEE Micro 9(5), pp. 10-19, 1989. The full citation details ...](Pics/full.jpeg) |
1989 |
DBLP DOI BibTeX RDF |
|
25 | Seth Chaiken |
The Tutte polynomial of a ported matroid. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Comb. Theory, Ser. B ![In: J. Comb. Theory, Ser. B 46(1), pp. 96-117, 1989. The full citation details ...](Pics/full.jpeg) |
1989 |
DBLP DOI BibTeX RDF |
|
20 | Feng Xia 0001, Longhua Ma, Zhe Peng |
Programming scilab in ARM linux. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM SIGSOFT Softw. Eng. Notes ![In: ACM SIGSOFT Softw. Eng. Notes 33(5), 2008. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
embedded systems, programming, linux, open source software, ARM, scilab |
20 | Károly Sándor, Miklós Kozlovszky, Viktor Kamarás, Levente Ficsór, S. Viktor Varga, Béla Molnár |
Porting a 3D image registration application to multi-core environment. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SpringSim ![In: Proceedings of the 2008 Spring Simulation Multiconference, SpringSim 2008, Ottawa, Canada, April 14-17, 2008, pp. 379-384, 2008, SCS/ACM, 1-56555-319-5. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
3D image registration, application porting, digital microscopy, virtual microscopy, parallel programming |
20 | Dimitris Skouteris, Alessandro Costantini, Antonio Laganà, Gergely Sipos, Ákos Balaskó, Péter Kacsuk |
Implementation of the ABC Quantum Mechanical Reactive Scattering Program on the EGEE Grid Platform. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCSA (1) ![In: Computational Science and Its Applications - ICCSA 2008, International Conference, Perugia, Italy, June 30 - July 3, 2008, Proceedings, Part I, pp. 1108-1120, 2008, Springer, 978-3-540-69838-8. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
20 | Ningning Zhu, Tzi-cker Chiueh |
Portable and Efficient Continuous Data Protection for Network File Servers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DSN ![In: The 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2007, 25-28 June 2007, Edinburgh, UK, Proceedings, pp. 687-697, 2007, IEEE Computer Society, 0-7695-2855-4. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
20 | Daniel Sánchez 0003, Luke Yen, Mark D. Hill, Karthikeyan Sankaralingam |
Implementing Signatures for Transactional Memory. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MICRO ![In: 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-40 2007), 1-5 December 2007, Chicago, Illinois, USA, pp. 123-133, 2007, IEEE Computer Society, 0-7695-3047-8. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
20 | T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindarajan |
MODLEX: A Multi Objective Data Layout EXploration Framework for Embedded Systems-on-Chip. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASP-DAC ![In: Proceedings of the 12th Conference on Asia South Pacific Design Automation, ASP-DAC 2007, Yokohama, Japan, January 23-26, 2007, pp. 492-497, 2007, IEEE Computer Society, 1-4244-0629-3. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
20 | Arun Kumar 0004, Naresh Jayam, Ashok Srinivasan, Ganapathy Senthilkumar, Pallav K. Baruah, Shakti Kapoor, Murali Krishna, Raghunath Sharma |
Feasibility study of MPI implementation on the heterogeneous multi-core cell BETM architecture. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SPAA ![In: SPAA 2007: Proceedings of the 19th Annual ACM Symposium on Parallelism in Algorithms and Architectures, San Diego, California, USA, June 9-11, 2007, pp. 55-56, 2007, ACM, 978-1-59593-667-7. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
cell BE™ processor, heterogeneous multi-core processors, MPI |
20 | Dionisios N. Pnevmatikatos, Aggelos Arelakis |
Variable-Length Hashing for Exact Pattern Matching. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPL ![In: Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), Madrid, Spain, August 28-30, 2006, pp. 1-6, 2006, IEEE, 1-4244-0312-X. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Yi Wang 0016, Jussipekka Leiwo, Thambipillai Srikanthan |
Efficient high radix modular multiplication for high-speed computing in re-configurable hardware [cryptographic applications]. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS (2) ![In: International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan, pp. 1226-1229, 2005, IEEE, 0-7803-8834-8. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
20 | Gurhan Kucuk, Dmitry Ponomarev 0001, Oguz Ergin, Kanad Ghose |
Complexity-Effective Reorder Buffer Designs for Superscalar Processors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 53(6), pp. 653-665, 2004. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
20 | G. Surendra, Subhasis Banerjee, S. K. Nandy 0001 |
On the effectiveness of prefetching and reuse in reducing L1 data cache traffic: a case study of Snort. ![Search on Bibsonomy](Pics/bibsonomy.png) |
WMPI ![In: Proceedings of the 3rd Workshop on Memory Performance Issues, in conjunction with the 31st International Symposium on Computer Architecture 2004, Munich, Germany, June 20, 2004, pp. 88-95, 2004, ACM, 1-59593-040-X. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
cache traffic, intrusion detection, pattern matching, network processor, instruction reuse |
20 | Christos Bouras, Apostolos Gkamas, Dimitris Primpas, Kostas Stamos |
Performance Evaluation of an IPv6-capable H323 Application. ![Search on Bibsonomy](Pics/bibsonomy.png) |
AINA (1) ![In: 18th International Conference on Advanced Information Networking and Applications (AINA 2004), 29-31 March 2004, Fukuoka, Japan, pp. 470-475, 2004, IEEE Computer Society, 0-7695-2051-0. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
20 | Gurashish Singh Brar, Susmit Biswas, Sudipta Kundu, Arijit Mukhopadhyay, Pratik Worah, Anupam Basu |
OaSis: An Application Specific Operating System for an Embedded Environment. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI Design ![In: 17th International Conference on VLSI Design (VLSI Design 2004), with the 3rd International Conference on Embedded Systems Design, 5-9 January 2004, Mumbai, India, pp. 776-779, 2004, IEEE Computer Society, 0-7695-2072-3. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
20 | T. N. Vijaykumar, Irith Pomeranz, Karl Cheng |
Transient-Fault Recovery Using Simultaneous Multithreading. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCA ![In: 29th International Symposium on Computer Architecture (ISCA 2002), 25-29 May 2002, Anchorage, AK, USA, pp. 87-98, 2002, IEEE Computer Society, 0-7695-1605-X. The full citation details ...](Pics/full.jpeg) |
2002 |
DBLP DOI BibTeX RDF |
|
20 | Xianglong Huang, Steve Carr 0001, Philip H. Sweany |
Loop Transformations for Architectures with Partitioned Register Banks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
LCTES/OM ![In: Proceedings of The Workshop on Languages, Compilers, and Tools for Embedded Systems (LCTES 2001), June 22-23, 2001 / The Workshop on Optimization of Middleware and Distributed Systems (OM 2001), June 18, 2001, Snowbird, Utah, USA, pp. 48-55, 2001, ACM, 1-58113-425-8. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
|
20 | Daranee Hormdee, Jim D. Garside |
AMULET3i Cache Architecture. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: 7th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2001), 11-14 March 2001, Salt Lake City, UT, USA, pp. 152-161, 2001, IEEE Computer Society, 0-7695-1034-5. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
|
20 | David Gregg, M. Anton Ertl, Andreas Krall |
Implementing an Efficient Java Interpreter. ![Search on Bibsonomy](Pics/bibsonomy.png) |
HPCN ![In: High-Performance Computing and Networking, 9th International Conference, HPCN Europe 2001, Amsterdam, The Netherlands, June 25-27, 2001, Proceedings, pp. 613-620, 2001, Springer, 3-540-42293-5. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
|
20 | Adrian Stoica, Didier Keymeulen, Raoul Tawel, Carlos Salazar-Lazaro, Wei-Te Li |
Evolutionary Experiments with a Fine-Grained Reconfigurable Architecture for Analog and Digital CMOS Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Evolvable Hardware ![In: 1st NASA / DoD Workshop on Evolvable Hardware (EH '99), July 19-21, 1999, Pasadena, CA, USA, pp. 76-84, 1999, IEEE Computer Society, 0-7695-0256-3. The full citation details ...](Pics/full.jpeg) |
1999 |
DBLP DOI BibTeX RDF |
|
20 | Jude A. Rivers, Gary S. Tyson, Edward S. Davidson, Todd M. Austin |
On High-Bandwidth Data Cache Design for Multi-Issue Processors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MICRO ![In: Proceedings of the Thirtieth Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 30, Research Triangle Park, North Carolina, USA, December 1-3, 1997, pp. 46-56, 1997, ACM/IEEE Computer Society, 0-8186-7977-8. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
Locality-Based Interleaving, Multiporting, High-Bandwidth Data Supply, Multi-Bank Caches |
20 | W. Lynn Gallagher, Chuan-lin Wu |
Evaluation of a memory hierarchy for the MTS multithreaded processor. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICPADS ![In: 1997 International Conference on Parallel and Distributed Systems (ICPADS '97), 11-13 December 1997, Seoul, Korea, Proceedings, pp. 346-351, 1997, IEEE Computer Society, 0-8186-8227-2. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
memory hierarchy evaluation, MTS multithreaded processor, hardware resource utilization, instruction throughput, multithreaded superscalar processor, multiple instruction streams, multiple functional unit architecture, parameter-driven simulator, SES/workbench, numerical benchmarks, memory system configurations, main memory latency, cache hit rates, realistic multilevel cache hierarchy, parallel processing, VLIW, superscalar processor, instruction cache |
20 | Kenneth M. Wilson, Kunle Olukotun |
Designing High Bandwidth On-Chip Caches. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCA ![In: Proceedings of the 24th International Symposium on Computer Architecture, Denver, Colorado, USA, June 2-4, 1997, pp. 121-132, 1997, ACM, 0-89791-901-7. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
|
20 | Jan Hoogerbrugge, Henk Corporaal |
Register file port requirements of transport triggered architectures. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MICRO ![In: Proceedings of the 27th Annual International Symposium on Microarchitecture, San Jose, California, USA, November 30 - December 2, 1994, pp. 191-195, 1994, ACM / IEEE Computer Society, 0-89791-707-3. The full citation details ...](Pics/full.jpeg) |
1994 |
DBLP DOI BibTeX RDF |
|
20 | James D. Mooney |
A course in software portability. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SIGCSE ![In: Proceedings of the 23rd SIGCSE Technical Symposium on Computer Science Education, SIGCSE 1992, Kansas City, Missouri, USA, March 5-6, 1992, pp. 53-56, 1992, ACM, 0-89791-468-6. The full citation details ...](Pics/full.jpeg) |
1992 |
DBLP DOI BibTeX RDF |
|
20 | G. B. Bonkowski, W. Morven Gentleman, M. A. Malcolm |
Porting the Zed compiler. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SIGPLAN Symposium on Compiler Construction ![In: Proceedings of the 1979 SIGPLAN Symposium on Compiler Construction, Denver, Colorado, USA, August 6-10, 1979, pp. 92-97, 1979, ACM, 0-89791-002-8. The full citation details ...](Pics/full.jpeg) |
1979 |
DBLP DOI BibTeX RDF |
|
20 | David R. Cheriton, Michael A. Malcolm, Lawrence S. Melen, Gary R. Sager |
Thoth, a Portable Real-Time Operating System (Extended Abstract). (long version: CACM) ![Search on Bibsonomy](Pics/bibsonomy.png) |
SOSP ![In: Proceedings of the Sixth Symposium on Operating System Principles, SOSP 1977, Purdue University, West Lafayette, Indiana, USA, November 16-18, 1977, pp. 171, 1977, ACM. The full citation details ...](Pics/full.jpeg) |
1977 |
DBLP DOI BibTeX RDF |
Thoth |
10 | Albrecht Schmidt 0001 |
Engineering interactive ubiquitous computing systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
EICS ![In: Proceedings of the 3rd ACM SIGCHI Symposium on Engineering Interactive Computing System, EICS 2011, Pisa, Italy, June 13-16, 2011, pp. 229-230, 2011, ACM, 978-1-4503-0670-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
10 | Heidi Pan, Benjamin Hindman, Krste Asanovic |
Composing parallel software efficiently with lithe. ![Search on Bibsonomy](Pics/bibsonomy.png) |
PLDI ![In: Proceedings of the 2010 ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2010, Toronto, Ontario, Canada, June 5-10, 2010, pp. 376-387, 2010, ACM, 978-1-4503-0019-3. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
cooperative scheduling, oversubscription, user-level scheduling, parallelism, resource management, composability, hierarchical scheduling |
10 | Brian Demsky, Patrick Lam 0001 |
Views: object-inspired concurrency control. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICSE (1) ![In: Proceedings of the 32nd ACM/IEEE International Conference on Software Engineering - Volume 1, ICSE 2010, Cape Town, South Africa, 1-8 May 2010, pp. 395-404, 2010, ACM, 978-1-60558-719-6. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
concurrency, language design, static verification |
10 | Daniel Lupei, Bogdan Simion, Don Pinto, Matthew Misler, Mihai Burcea, William Krick, Cristiana Amza |
Transactional memory support for scalable and transparent parallelization of multiplayer games. ![Search on Bibsonomy](Pics/bibsonomy.png) |
EuroSys ![In: European Conference on Computer Systems, Proceedings of the 5th European conference on Computer systems, EuroSys 2010, Paris, France, April 13-16, 2010, pp. 41-54, 2010, ACM, 978-1-60558-577-2. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
scalability, load balancing, synchronization, software transactional memory, massively multiplayer games |
10 | Daniel Lupei, Bogdan Simion, Don Pinto, Matthew Misler, Mihai Burcea, William Krick, Cristiana Amza |
Towards scalable and transparent parallelization of multiplayer games using transactional memory support. ![Search on Bibsonomy](Pics/bibsonomy.png) |
PPoPP ![In: Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP 2010, Bangalore, India, January 9-14, 2010, pp. 325-326, 2010, ACM, 978-1-60558-877-3. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
scalability, synchronization, software transactional memory, massively multiplayer games |
10 | Jingfei Kong, Martin Dimitrov, Yi Yang 0018, Janaka Liyanage, Lin Cao, Jacob Staples, Mike Mantor, Huiyang Zhou |
Accelerating MATLAB Image Processing Toolbox functions on GPUs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
GPGPU ![In: Proceedings of 3rd Workshop on General Purpose Processing on Graphics Processing Units, GPGPU 2010, Pittsburgh, Pennsylvania, USA, March 14, 2010, pp. 75-85, 2010, ACM, 978-1-60558-935-0. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
image processing, GPGPU, CUDA, MATLAB, OpenCL |
Displaying result #1 - #100 of 462 (100 per page; Change: ) Pages: [ 1][ 2][ 3][ 4][ 5][ >>] |
|